Home
last modified time | relevance | path

Searched refs:pll_con2 (Results 1 – 1 of 1) sorted by relevance

/drivers/clk/samsung/
Dclk-pll.c1088 u32 mdiv, pdiv, sdiv, pll_con0, pll_con2; in samsung_pll2650xx_recalc_rate() local
1093 pll_con2 = __raw_readl(pll->con_reg + 8); in samsung_pll2650xx_recalc_rate()
1097 kdiv = (s16)(pll_con2 & PLL2650XX_KDIV_MASK); in samsung_pll2650xx_recalc_rate()
1110 u32 tmp, pll_con0, pll_con2; in samsung_pll2650xx_set_rate() local
1121 pll_con2 = __raw_readl(pll->con_reg + 8); in samsung_pll2650xx_set_rate()
1133 pll_con2 &= ~(PLL2650XX_KDIV_MASK << PLL2650XX_KDIV_SHIFT); in samsung_pll2650xx_set_rate()
1134 pll_con2 |= ((~(rate->kdiv) + 1) & PLL2650XX_KDIV_MASK) in samsung_pll2650xx_set_rate()
1141 __raw_writel(pll_con2, pll->con_reg + 8); in samsung_pll2650xx_set_rate()