Home
last modified time | relevance | path

Searched refs:rd_reg32 (Results 1 – 7 of 7) sorted by relevance

/drivers/crypto/caam/
Dctrl.c111 while (!(rd_reg32(&ctrl->deco_rsr) & DECORSR_VALID) && in run_descriptor_deco0()
120 while (!(rd_reg32(&ctrl->deco_rq) & DECORR_DEN0) && in run_descriptor_deco0()
146 deco_dbg_reg = rd_reg32(&deco->desc_dbg); in run_descriptor_deco0()
157 *status = rd_reg32(&deco->op_status_hi) & in run_descriptor_deco0()
230 rdsta_val = rd_reg32(&ctrl->r4tst[0].rdsta) & RDSTA_IFMASK; in instantiate_rng()
367 val = (rd_reg32(&r4tst->rtsdctl) & RTSDCTL_ENT_DLY_MASK) in kick_trng()
375 val = rd_reg32(&r4tst->rtsdctl); in kick_trng()
384 val = rd_reg32(&r4tst->rtmctl); in kick_trng()
513 comp_params = rd_reg32(&ctrl->perfmon.comp_parms_ms); in caam_probe()
549 scfgr = rd_reg32(&ctrl->scfgr); in caam_probe()
[all …]
Djr.c38 while (((rd_reg32(&jrp->rregs->jrintstatus) & JRINT_ERR_HALT_MASK) == in caam_reset_hw_jr()
42 if ((rd_reg32(&jrp->rregs->jrintstatus) & JRINT_ERR_HALT_MASK) != in caam_reset_hw_jr()
51 while ((rd_reg32(&jrp->rregs->jrcommand) & JRCR_RESET) && --timeout) in caam_reset_hw_jr()
135 irqstate = rd_reg32(&jrp->rregs->jrintstatus); in caam_jr_interrupt()
172 while (rd_reg32(&jrp->rregs->outring_used)) { in caam_jr_dequeue()
345 if (!rd_reg32(&jrp->rregs->inpring_avail) || in caam_jr_enqueue()
Dregs.h91 #define rd_reg32(reg) in_be32(reg) macro
100 #define rd_reg32(reg) __raw_readl(reg) macro
145 return ((u64)rd_reg32(REG64_MS32(reg)) << 32 | in rd_reg64()
146 (u64)rd_reg32(REG64_LS32(reg))); in rd_reg64()
Dcaamrng.c346 if (!(rd_reg32(&priv->ctrl->perfmon.cha_num_ls) & CHA_ID_LS_RNG_MASK)) in caam_rng_init()
Dcaamhash.c1932 cha_vid = rd_reg32(&priv->ctrl->perfmon.cha_id_ls); in caam_algapi_hash_init()
1933 cha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls); in caam_algapi_hash_init()
Dcaamalg.c4532 cha_vid = rd_reg32(&priv->ctrl->perfmon.cha_id_ls); in caam_algapi_init()
4533 cha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls); in caam_algapi_init()
/drivers/tty/
Dsynclink_gt.c436 static __u32 rd_reg32(struct slgt_info *info, unsigned int addr);
2203 unsigned int status = rd_reg32(info, RDCSR); in isr_rdma()
2229 unsigned int status = rd_reg32(info, TDCSR); in isr_tdma()
2363 while((gsr = rd_reg32(info, GSR) & 0xffffff00)) { in slgt_interrupt()
2384 while ((changed = rd_reg32(info, IOSR)) != 0) { in slgt_interrupt()
2387 state = rd_reg32(info, IOVR); in slgt_interrupt()
2980 data = rd_reg32(info, IODR); in set_gpio()
2986 data = rd_reg32(info, IOVR); in set_gpio()
3004 gpio.state = rd_reg32(info, IOVR); in get_gpio()
3006 gpio.dir = rd_reg32(info, IODR); in get_gpio()
[all …]