Home
last modified time | relevance | path

Searched refs:set_wptr (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/radeon/
Dradeon_asic.c193 .set_wptr = &r100_gfx_set_wptr,
343 .set_wptr = &r100_gfx_set_wptr,
357 .set_wptr = &r100_gfx_set_wptr,
914 .set_wptr = &r600_gfx_set_wptr,
927 .set_wptr = &r600_dma_set_wptr,
1012 .set_wptr = &uvd_v1_0_set_wptr,
1211 .set_wptr = &uvd_v1_0_set_wptr,
1318 .set_wptr = &r600_gfx_set_wptr,
1331 .set_wptr = &r600_dma_set_wptr,
1627 .set_wptr = &cayman_gfx_set_wptr,
[all …]
Dradeon.h1820 void (*set_wptr)(struct radeon_device *rdev, struct radeon_ring *ring); member
2737 #define radeon_ring_set_wptr(rdev, r) (rdev)->asic->ring[(r)->idx]->set_wptr((rdev), (r))
/drivers/gpu/drm/amd/amdgpu/
Dvce_v2_0.c638 .set_wptr = vce_v2_0_ring_set_wptr,
Dvce_v3_0.c654 .set_wptr = vce_v3_0_ring_set_wptr,
Duvd_v5_0.c820 .set_wptr = uvd_v5_0_ring_set_wptr,
Duvd_v6_0.c804 .set_wptr = uvd_v6_0_ring_set_wptr,
Duvd_v4_2.c881 .set_wptr = uvd_v4_2_ring_set_wptr,
Damdgpu.h327 void (*set_wptr)(struct amdgpu_ring *ring); member
2252 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
Dcik_sdma.c1296 .set_wptr = cik_sdma_ring_set_wptr,
Dsdma_v2_4.c1301 .set_wptr = sdma_v2_4_ring_set_wptr,
Dsdma_v3_0.c1462 .set_wptr = sdma_v3_0_ring_set_wptr,
Dgfx_v7_0.c5535 .set_wptr = gfx_v7_0_ring_set_wptr_gfx,
5551 .set_wptr = gfx_v7_0_ring_set_wptr_compute,
Dgfx_v8_0.c5017 .set_wptr = gfx_v8_0_ring_set_wptr_gfx,
5033 .set_wptr = gfx_v8_0_ring_set_wptr_compute,