Home
last modified time | relevance | path

Searched refs:tgt_mask_reg (Results 1 – 14 of 14) sorted by relevance

/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_hdr.h696 u32 tgt_mask_reg; member
760 .tgt_mask_reg = ISR_INT_TARGET_MASK, }, \
765 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, }, \
770 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, }, \
775 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, }, \
780 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, }, \
785 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, }, \
790 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, }, \
795 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, }, \
Dqlcnic.h1169 void __iomem *tgt_mask_reg; member
2266 writel(0xfbff, adapter->tgt_mask_reg); in qlcnic_82xx_enable_sds_intr()
Dqlcnic_83xx_hw.c337 adapter->tgt_mask_reg = ahw->pci_base0 + QLC_83XX_INTX_MASK; in qlcnic_83xx_enable_legacy()
416 writel(0, adapter->tgt_mask_reg); in qlcnic_83xx_clear_legacy_intr_mask()
421 if (adapter->tgt_mask_reg) in qlcnic_83xx_set_legacy_intr_mask()
422 writel(1, adapter->tgt_mask_reg); in qlcnic_83xx_set_legacy_intr_mask()
Dqlcnic_main.c870 mask_reg = legacy_intrp->tgt_mask_reg; in qlcnic_enable_msi_legacy()
871 adapter->tgt_mask_reg = qlcnic_get_ioaddr(ahw, mask_reg); in qlcnic_enable_msi_legacy()
/drivers/scsi/qla4xxx/
Dql4_nx.h786 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
792 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
798 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
804 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
810 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
816 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
822 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
828 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dql4_isr.c1111 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, in qla4_82xx_spurious_interrupt()
1265 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla4_82xx_intr_handler()
Dql4_def.h408 uint32_t tgt_mask_reg; member
Dql4_nx.c3949 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, in qla4_82xx_process_mbox_intr()
4164 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla4_82xx_enable_intrs()
4177 qla4_82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0x0400); in qla4_82xx_disable_intrs()
Dql4_os.c8660 ha->nx_legacy_intr.tgt_mask_reg = nx_legacy_intr->tgt_mask_reg; in qla4xxx_probe_adapter()
/drivers/scsi/qla2xxx/
Dqla_nx.h721 uint32_t tgt_mask_reg; member
730 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
736 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
742 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
748 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
754 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
760 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
766 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
772 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dqla_nx.c2096 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla82xx_intr_handler()
2267 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0xfbff); in qla82xx_enable_intrs()
2281 qla82xx_wr_32(ha, ha->nx_legacy_intr.tgt_mask_reg, 0x0400); in qla82xx_disable_intrs()
2299 ha->nx_legacy_intr.tgt_mask_reg = nx_legacy_intr->tgt_mask_reg; in qla82xx_init_flags()
/drivers/net/ethernet/qlogic/netxen/
Dnetxen_nic_hdr.h1024 uint32_t tgt_mask_reg; member
1033 .tgt_mask_reg = ISR_INT_TARGET_MASK, \
1039 .tgt_mask_reg = ISR_INT_TARGET_MASK_F1, \
1045 .tgt_mask_reg = ISR_INT_TARGET_MASK_F2, \
1051 .tgt_mask_reg = ISR_INT_TARGET_MASK_F3, \
1057 .tgt_mask_reg = ISR_INT_TARGET_MASK_F4, \
1063 .tgt_mask_reg = ISR_INT_TARGET_MASK_F5, \
1069 .tgt_mask_reg = ISR_INT_TARGET_MASK_F6, \
1075 .tgt_mask_reg = ISR_INT_TARGET_MASK_F7, \
Dnetxen_nic_main.c163 NXWRIO(adapter, adapter->tgt_mask_reg, 0xfbff); in netxen_nic_enable_int()
616 adapter->tgt_mask_reg = netxen_get_ioaddr(adapter, in netxen_initialize_interrupt_registers()
617 legacy_intrp->tgt_mask_reg); in netxen_initialize_interrupt_registers()
Dnetxen_nic.h1679 void __iomem *tgt_mask_reg; member