Home
last modified time | relevance | path

Searched refs:wr_reg32 (Results 1 – 4 of 4) sorted by relevance

/drivers/crypto/caam/
Djr.c37 wr_reg32(&jrp->rregs->jrcommand, JRCR_RESET); in caam_reset_hw_jr()
50 wr_reg32(&jrp->rregs->jrcommand, JRCR_RESET); in caam_reset_hw_jr()
153 wr_reg32(&jrp->rregs->jrintstatus, irqstate); in caam_jr_interrupt()
213 wr_reg32(&jrp->rregs->outring_rmvd, 1); in caam_jr_dequeue()
378 wr_reg32(&jrp->rregs->inpring_jobadd, 1); in caam_jr_enqueue()
438 wr_reg32(&jrp->rregs->inpring_size, JOBR_DEPTH); in caam_jr_init()
439 wr_reg32(&jrp->rregs->outring_size, JOBR_DEPTH); in caam_jr_init()
Dctrl.c131 wr_reg32(&deco->descbuf[i], *(desc + i)); in run_descriptor_deco0()
378 wr_reg32(&r4tst->rtsdctl, val); in kick_trng()
380 wr_reg32(&r4tst->rtfrqmin, ent_delay >> 2); in kick_trng()
382 wr_reg32(&r4tst->rtfrqmax, RTFRQMAX_DISABLE); in kick_trng()
393 wr_reg32(&r4tst->rtmctl, val); in kick_trng()
628 wr_reg32(&ctrlpriv->qi->qi_control_lo, QICTL_DQEN); in caam_probe()
Dregs.h90 #define wr_reg32(reg, data) out_be32(reg, data) macro
99 #define wr_reg32(reg, data) __raw_writel(data, reg) macro
139 wr_reg32(REG64_MS32(reg), data >> 32); in wr_reg64()
140 wr_reg32(REG64_LS32(reg), data); in wr_reg64()
/drivers/tty/
Dsynclink_gt.c437 static void wr_reg32(struct slgt_info *info, unsigned int addr, __u32 value);
2218 wr_reg32(info, RDCSR, status); /* clear pending */ in isr_rdma()
2243 wr_reg32(info, TDCSR, status); /* clear pending */ in isr_tdma()
2389 wr_reg32(info, IOSR, changed); in slgt_interrupt()
2913 wr_reg32(info, XSR, xsync); in set_xsync()
2950 wr_reg32(info, XCR, xctrl); in set_xctrl()
2983 wr_reg32(info, IODR, data); in set_gpio()
2989 wr_reg32(info, IOVR, data); in set_gpio()
3094 wr_reg32(info, IOER, rd_reg32(info, IOER) | gpio.smask); in wait_gpio()
3116 wr_reg32(info, IOER, 0); in wait_gpio()
[all …]