Home
last modified time | relevance | path

Searched refs:ES_1370_PCLKDIVO (Results 1 – 1 of 1) sorted by relevance

/sound/pci/
Dens1370.c158 #define ES_1370_PCLKDIVO(o) (((o)&0x1fff)<<16)/* clock divide ratio for DAC2 */ macro
961 ensoniq->ctrl |= ES_1370_PCLKDIVO(ES_1370_SRTODIV(runtime->rate)); in snd_ensoniq_playback2_prepare()
999 ensoniq->ctrl |= ES_1370_PCLKDIVO(ES_1370_SRTODIV(runtime->rate)); in snd_ensoniq_capture_prepare()
2130 ES_1370_PCLKDIVO(ES_1370_SRTODIV(8000)); in snd_ensoniq_create()
2132 ensoniq->ctrl = ES_1370_CDC_EN | ES_1370_PCLKDIVO(ES_1370_SRTODIV(8000)); in snd_ensoniq_create()