Home
last modified time | relevance | path

Searched refs:pll (Results 1 – 5 of 5) sorted by relevance

/sound/soc/codecs/
Dak4671.c477 u8 pll; in ak4671_set_dai_sysclk() local
479 pll = snd_soc_read(codec, AK4671_PLL_MODE_SELECT0); in ak4671_set_dai_sysclk()
480 pll &= ~AK4671_PLL; in ak4671_set_dai_sysclk()
484 pll |= AK4671_PLL_11_2896MHZ; in ak4671_set_dai_sysclk()
487 pll |= AK4671_PLL_12MHZ; in ak4671_set_dai_sysclk()
490 pll |= AK4671_PLL_12_288MHZ; in ak4671_set_dai_sysclk()
493 pll |= AK4671_PLL_13MHZ; in ak4671_set_dai_sysclk()
496 pll |= AK4671_PLL_13_5MHZ; in ak4671_set_dai_sysclk()
499 pll |= AK4671_PLL_19_2MHZ; in ak4671_set_dai_sysclk()
502 pll |= AK4671_PLL_24MHZ; in ak4671_set_dai_sysclk()
[all …]
Dadav80x.c47 #define ADAV80X_PLL_CLK_SRC_PLL_XIN(pll) 0x00 argument
48 #define ADAV80X_PLL_CLK_SRC_PLL_MCLKI(pll) (0x40 << (pll)) argument
49 #define ADAV80X_PLL_CLK_SRC_PLL_MASK(pll) (0x40 << (pll)) argument
57 #define ADAV80X_PLL_CTRL1_PLLPD(pll) (0x04 << (pll)) argument
60 #define ADAV80X_PLL_CTRL2_FIELD(pll, x) ((x) << ((pll) * 4)) argument
62 #define ADAV80X_PLL_CTRL2_FS_48(pll) ADAV80X_PLL_CTRL2_FIELD((pll), 0x00) argument
63 #define ADAV80X_PLL_CTRL2_FS_32(pll) ADAV80X_PLL_CTRL2_FIELD((pll), 0x08) argument
64 #define ADAV80X_PLL_CTRL2_FS_44(pll) ADAV80X_PLL_CTRL2_FIELD((pll), 0x0c) argument
66 #define ADAV80X_PLL_CTRL2_SEL(pll) ADAV80X_PLL_CTRL2_FIELD((pll), 0x02) argument
67 #define ADAV80X_PLL_CTRL2_DOUB(pll) ADAV80X_PLL_CTRL2_FIELD((pll), 0x01) argument
[all …]
Dwm8955.c147 int Fref, int Fout, struct pll_factors *pll) in wm8995_pll_factors() argument
160 pll->outdiv = 1; in wm8995_pll_factors()
163 pll->outdiv = 0; in wm8995_pll_factors()
173 pll->n = Ndiv; in wm8995_pll_factors()
188 pll->k = K / 10; in wm8995_pll_factors()
190 dev_dbg(dev, "N=%x K=%x OUTDIV=%x\n", pll->n, pll->k, pll->outdiv); in wm8995_pll_factors()
252 struct pll_factors pll; in wm8955_configure_clocking() local
286 clock_cfgs[sr].mclk, &pll); in wm8955_configure_clocking()
296 (pll.n << WM8955_N_SHIFT) | in wm8955_configure_clocking()
297 pll.k >> 18); in wm8955_configure_clocking()
[all …]
Dak4642.c344 u8 pll; in ak4642_dai_set_sysclk() local
349 pll = PLL2; in ak4642_dai_set_sysclk()
352 pll = PLL2 | PLL0; in ak4642_dai_set_sysclk()
355 pll = PLL2 | PLL1; in ak4642_dai_set_sysclk()
358 pll = PLL2 | PLL1 | PLL0; in ak4642_dai_set_sysclk()
361 pll = PLL3 | PLL2; in ak4642_dai_set_sysclk()
364 pll = PLL3 | PLL2 | PLL0; in ak4642_dai_set_sysclk()
367 pll = PLL3; in ak4642_dai_set_sysclk()
371 pll = PLL3 | PLL2 | PLL1; in ak4642_dai_set_sysclk()
375 pll = PLL3 | PLL2 | PLL1 | PLL0; in ak4642_dai_set_sysclk()
[all …]
Dtwl6040.c69 int pll; member
887 if (unlikely(priv->pll == TWL6040_SYSCLK_SEL_HPPLL)) { in twl6040_hw_params()
923 ret = twl6040_set_pll(twl6040, priv->pll, priv->clk_in, priv->sysclk); in twl6040_prepare()
941 priv->pll = clk_id; in twl6040_set_dai_sysclk()