Home
last modified time | relevance | path

Searched refs:reg_r (Results 1 – 6 of 6) sorted by relevance

/sound/oss/
Dad1848_mixer.h93 #define MIX_ENT(name, reg_l, pola_l, pos_l, len_l, reg_r, pola_r, pos_r, len_r, mute_bit) \ argument
95 {reg_r, pola_r, pos_r, len_r, reg_r, 0, mute_bit, 0, 0, 8}}
99 reg_r, pola_r, pos_r, len_r, mute_reg_r, mute_pola_r, mute_pos_r, \ argument
103 {reg_r, pola_r, pos_r, len_r, mute_reg_r, mute_pola_r, mute_pos_r, \
Dsb_mixer.h87 #define MIX_ENT(name, reg_l, bit_l, len_l, reg_r, bit_r, len_r) \ argument
88 {{reg_l, bit_l, len_l}, {reg_r, bit_r, len_r}}
Dwaveartist.c895 unsigned char reg_r; member
951 if (mix_devs[whichDev].reg_l || mix_devs[whichDev].reg_r) { in waveartist_mixer_update()
965 mix->reg_r << 8); in waveartist_mixer_update()
/sound/soc/codecs/
Dwm_hubs.c200 u16 *reg_l, u16 *reg_r) in wm_hubs_read_dc_servo() argument
225 *reg_r = snd_soc_read(codec, WM8993_DC_SERVO_READBACK_2) in wm_hubs_read_dc_servo()
231 *reg_r = (reg & WM8993_DCS_DAC_WR_VAL_1_MASK) in wm_hubs_read_dc_servo()
250 u16 reg_l, reg_r, dcs_cfg, dcs_reg; in enable_dc_servo() local
288 if (wm_hubs_read_dc_servo(codec, &reg_l, &reg_r) < 0) in enable_dc_servo()
291 dev_dbg(codec->dev, "DCS input: %x %x\n", reg_l, reg_r); in enable_dc_servo()
300 offset = (s8)reg_r; in enable_dc_servo()
321 dcs_cfg = reg_r << WM8993_DCS_DAC_WR_VAL_1_SHIFT; in enable_dc_servo()
Dwm8995.c492 int reg, reg_r; in wm8995_update_class_w() local
515 reg_r = snd_soc_read(codec, WM8995_DAC1_RIGHT_MIXER_ROUTING); in wm8995_update_class_w()
516 if (reg_r != reg) { in wm8995_update_class_w()
Dwm8994.c1004 int reg, reg_r; in wm8994_check_class_w_digital() local
1026 reg_r = snd_soc_read(codec, WM8994_DAC1_RIGHT_MIXER_ROUTING); in wm8994_check_class_w_digital()
1027 if (reg_r != reg) { in wm8994_check_class_w_digital()