Home
last modified time | relevance | path

Searched refs:ACCESS_READ_RAZ (Results 1 – 4 of 4) sorted by relevance

/virt/kvm/arm/
Dvgic-v3-emul.c130 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_set_enable_reg_dist()
144 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_clear_enable_reg_dist()
157 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_set_pending_reg_dist()
170 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_clear_pending_reg_dist()
183 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_set_active_reg_dist()
196 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_clear_active_reg_dist()
208 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_priority_reg_dist()
227 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_cfg_reg_dist()
291 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_route_reg()
535 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_ctlr_redist()
Dvgic.h32 #define ACCESS_READ_RAZ (0 << 0) macro
Dvgic.c442 BUG_ON(mode != (ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED)); in vgic_reg_access()
467 case ACCESS_READ_RAZ: in vgic_reg_access()
481 ACCESS_READ_RAZ | ACCESS_WRITE_IGNORED); in handle_mmio_raz_wi()
Dvgic-v2-emul.c233 ACCESS_READ_RAZ | ACCESS_WRITE_VALUE); in handle_mmio_sgi_reg()