| /drivers/gpu/drm/gma500/ |
| D | psb_intel_display.c | 116 u32 dpll = 0, fp = 0, dspcntr, pipeconf; in psb_intel_crtc_mode_set() local
315 u32 dpll; in psb_intel_crtc_clock_get() local
|
| D | cdv_intel_display.c | 593 u32 dpll = 0, dspcntr, pipeconf; in cdv_intel_crtc_mode_set() local
858 u32 dpll; in cdv_intel_crtc_clock_get() local
|
| D | mdfld_device.c | 251 u32 dpll; in mdfld_restore_display_registers() local
|
| D | oaktrail_crtc.c | 380 u32 dpll = 0, fp = 0, dspcntr, pipeconf; in oaktrail_crtc_mode_set() local
|
| D | mdfld_intel_display.c | 681 u32 dpll = 0, fp = 0; in mdfld_crtc_mode_set() local
|
| D | oaktrail_hdmi.c | 281 u32 dspcntr, pipeconf, dpll, temp; in oaktrail_crtc_hdmi_mode_set() local
|
| D | psb_drv.h | 283 u32 dpll; member
317 u32 dpll; member
|
| /drivers/gpu/drm/i915/ |
| D | intel_drv.h | 235 typedef struct dpll { struct
251 bool dpll_set; argument
408 struct dpll dpll; member
|
| D | intel_ddi.c | 976 uint32_t dpll) in skl_calc_wrpll_link()
1061 uint32_t dpll_ctl1, dpll; in skl_ddi_clock_get() local
1152 enum intel_dpll_id dpll) in bxt_calc_pll_link()
1181 uint32_t dpll = port; in bxt_ddi_clock_get() local
2299 uint32_t dpll = crtc->config->ddi_pll_sel; in intel_ddi_pre_enable() local
2594 unsigned int dpll; in skl_ddi_pll_enable() local
2638 unsigned int dpll; in skl_ddi_pll_get_hw_state() local
|
| D | intel_dvo.c | 456 uint32_t dpll[I915_MAX_PIPES]; in intel_dvo_init() local
|
| D | intel_display.c | 657 static uint32_t i9xx_dpll_compute_m(struct dpll *dpll) in i9xx_dpll_compute_m()
1604 u32 dpll = pipe_config->dpll_hw_state.dpll; in vlv_enable_pll() local
1693 u32 dpll = crtc->config->dpll_hw_state.dpll; in i9xx_enable_pll() local
7164 static uint32_t pnv_dpll_compute_fp(struct dpll *dpll) in pnv_dpll_compute_fp()
7169 static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll) in i9xx_dpll_compute_fp()
7307 u32 dpll, dpll_md; in vlv_compute_dpll() local
7546 const struct dpll *dpll) in vlv_force_pll_on()
7590 u32 dpll; in i9xx_compute_dpll() local
7667 u32 dpll; in i8xx_compute_dpll() local
8832 static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor) in ironlake_needs_fb_cb_tune()
[all …]
|
| D | intel_dp.c | 52 struct dpll dpll; member
|
| D | i915_drv.h | 366 uint32_t dpll; member
|
| /drivers/ata/ |
| D | pata_hpt3x2n.c | 316 int dpll = hpt3x2n_use_dpll(ap, qc->tf.flags & ATA_TFLAG_WRITE); in hpt3x2n_qc_defer() local
332 int dpll = hpt3x2n_use_dpll(ap, qc->tf.flags & ATA_TFLAG_WRITE); in hpt3x2n_qc_issue() local
|
| D | pata_hpt37x.c | 982 int dpll, adjust; in hpt37x_init_one() local
|
| /drivers/clk/rockchip/ |
| D | clk-rk3368.c | 25 apllb, aplll, dpll, cpll, gpll, npll, enumerator
|
| D | clk-rk3288.c | 27 apll, dpll, cpll, gpll, npll, enumerator
|
| D | clk-rk3188.c | 27 apll, cpll, dpll, gpll, enumerator
|
| /drivers/video/fbdev/intelfb/ |
| D | intelfbhw.c | 682 static void intelfbhw_get_p1p2(struct intelfb_info *dinfo, int dpll, in intelfbhw_get_p1p2()
1048 u32 *dpll, *fp0, *fp1; in intelfbhw_mode_to_hw() local
1284 const u32 *dpll, *fp0, *fp1, *pipe_conf; in intelfbhw_program_mode() local
|
| /drivers/clk/ti/ |
| D | dpll.c | 212 struct ti_clk_dpll *dpll; in ti_clk_register_dpll() local
|
| /drivers/clk/samsung/ |
| D | clk-exynos5420.c | 146 apll, cpll, dpll, epll, rpll, ipll, spll, vpll, mpll, enumerator
|
| /drivers/ide/ |
| D | hpt366.c | 853 u32 dpll = (f_high << 16) | f_low | 0x100; in hpt37x_calibrate_dpll() local
|