Home
last modified time | relevance | path

Searched refs:cached (Results 1 – 21 of 21) sorted by relevance

/arch/frv/include/asm/
Dhighmem.h77 #define __kmap_atomic_primary(cached, paddr, ampr) \ argument
83 if (!cached) \
124 #define __kunmap_atomic_primary(cached, ampr) \ argument
127 if (cached) \
/arch/arm/plat-omap/
Dsram.c76 unsigned long skip, int cached) in omap_map_sram() argument
84 omap_sram_base = __arm_ioremap_exec(start, size, cached); in omap_map_sram()
/arch/arm/mach-omap2/
Dsram.c125 int cached = 1; in omap2_map_sram() local
135 cached = 0; in omap2_map_sram()
139 omap_sram_skip, cached); in omap2_map_sram()
/arch/frv/mm/
Dtlb-flush.S50 # kill cached PGE value
55 # kill AMPR-cached TLB values
94 # kill cached PGE value
134 # kill cached PGE value
162 # kill cached PGE value
Dtlb-miss.S128 # SCR0 - base of virtual range covered by cached PGE from last ITLB miss (or 0xffffffff)
149 # see if the cached page table mapping is appropriate
/arch/arm/plat-omap/include/plat/
Dsram.h4 unsigned long skip, int cached);
/arch/s390/appldata/
Dappldata_mem.c57 u64 cached; /* size of (used) cache, w/o buffers */ member
105 mem_data->cached = P2K(global_page_state(NR_FILE_PAGES) in appldata_get_mem_data()
/arch/unicore32/mm/
Dinit.c63 int shared = 0, cached = 0, slab = 0, i; in show_mem() local
85 cached++; in show_mem()
101 printk(KERN_DEFAULT "%d pages swap cached\n", cached); in show_mem()
/arch/cris/arch-v10/
DREADME.mm53 FFFFFFFF| | => cached | |
59 DFFFFFFF| | paged to any | Un-cached |
97 The kernel needs access to both cached and uncached flash. Uncached is
109 R_MMU_KSEG = ( ( seg_f, seg ) | // Flash cached
126 R_MMU_KBASE_HI = ( ( base_f, 0x0 ) | // flash/sram/periph cached
129 ( base_c, 0x4 ) | // physical RAM cached area
/arch/cris/arch-v32/kernel/
Dhead.S170 jump _inram ; Jump to cached RAM.
228 add.d 0xf0000000, $r4 ; Add cached flash start in virtual memory.
235 jump _start_it ; Jump to cached code.
/arch/arm/mm/
Dioremap.c403 __arm_ioremap_exec(phys_addr_t phys_addr, size_t size, bool cached) in __arm_ioremap_exec() argument
407 if (cached) in __arm_ioremap_exec()
DKconfig211 The ARM1020 is the 32K cached version of the ARM10 processor,
/arch/avr32/include/asm/
Dio.h302 #define cached(addr) P1SEGADDR(addr) macro
/arch/arm/include/asm/
Dio.h146 extern void __iomem *__arm_ioremap_exec(phys_addr_t, size_t, bool cached);
/arch/cris/boot/rescue/
Dhead_v10.S129 jump in_cache ; enter cached area instead
/arch/frv/kernel/
Dsleep.S257 movgs gr5,iampr1 ; cached kernel memory at 0x00000000
Dhead-mmu-fr451.S275 movgs gr8,iampr1 ; cached kernel memory at 0x00000000
/arch/microblaze/
DKconfig239 For example, each cached file will using a multiple of the
/arch/cris/arch-v10/kernel/
Dhead.S154 jump _inram ; enter cached ram
/arch/xtensa/
DKconfig231 at 0xd0000000 (cached) and 0xd8000000 (uncached).
/arch/powerpc/
DKconfig552 For example, each cached file will using a multiple of the