• Home
  • Raw
  • Download

Lines Matching refs:value

185 				   uint32_t *value)  in radeon_set_filp_rights()  argument
190 if (*value == 1) { in radeon_set_filp_rights()
194 } else if (*value == 0) { in radeon_set_filp_rights()
199 *value = *owner == applier ? 1 : 0; in radeon_set_filp_rights()
223 uint32_t *value, value_tmp, *value_ptr, value_size; in radeon_info_ioctl() local
228 value_ptr = (uint32_t *)((unsigned long)info->value); in radeon_info_ioctl()
229 value = &value_tmp; in radeon_info_ioctl()
234 *value = dev->pdev->device; in radeon_info_ioctl()
237 *value = rdev->num_gb_pipes; in radeon_info_ioctl()
240 *value = rdev->num_z_pipes; in radeon_info_ioctl()
245 *value = false; in radeon_info_ioctl()
247 *value = rdev->accel_working; in radeon_info_ioctl()
250 if (copy_from_user(value, value_ptr, sizeof(uint32_t))) { in radeon_info_ioctl()
256 if (crtc && crtc->base.id == *value) { in radeon_info_ioctl()
258 *value = radeon_crtc->crtc_id; in radeon_info_ioctl()
264 DRM_DEBUG_KMS("unknown crtc id %d\n", *value); in radeon_info_ioctl()
272 *value = 3; in radeon_info_ioctl()
274 *value = 2; in radeon_info_ioctl()
276 *value = 0; in radeon_info_ioctl()
279 *value = rdev->accel_working; in radeon_info_ioctl()
284 *value = rdev->config.cik.tile_config; in radeon_info_ioctl()
286 *value = rdev->config.si.tile_config; in radeon_info_ioctl()
288 *value = rdev->config.cayman.tile_config; in radeon_info_ioctl()
290 *value = rdev->config.evergreen.tile_config; in radeon_info_ioctl()
292 *value = rdev->config.rv770.tile_config; in radeon_info_ioctl()
294 *value = rdev->config.r600.tile_config; in radeon_info_ioctl()
307 if (copy_from_user(value, value_ptr, sizeof(uint32_t))) { in radeon_info_ioctl()
311 if (*value >= 2) { in radeon_info_ioctl()
312 DRM_DEBUG_KMS("WANT_HYPERZ: invalid value %d\n", *value); in radeon_info_ioctl()
315 radeon_set_filp_rights(dev, &rdev->hyperz_filp, filp, value); in radeon_info_ioctl()
319 if (copy_from_user(value, value_ptr, sizeof(uint32_t))) { in radeon_info_ioctl()
323 if (*value >= 2) { in radeon_info_ioctl()
324 DRM_DEBUG_KMS("WANT_CMASK: invalid value %d\n", *value); in radeon_info_ioctl()
327 radeon_set_filp_rights(dev, &rdev->cmask_filp, filp, value); in radeon_info_ioctl()
332 *value = radeon_get_xclk(rdev) * 10; in radeon_info_ioctl()
334 *value = rdev->clock.spll.reference_freq * 10; in radeon_info_ioctl()
338 *value = rdev->config.cik.max_backends_per_se * in radeon_info_ioctl()
341 *value = rdev->config.si.max_backends_per_se * in radeon_info_ioctl()
344 *value = rdev->config.cayman.max_backends_per_se * in radeon_info_ioctl()
347 *value = rdev->config.evergreen.max_backends; in radeon_info_ioctl()
349 *value = rdev->config.rv770.max_backends; in radeon_info_ioctl()
351 *value = rdev->config.r600.max_backends; in radeon_info_ioctl()
358 *value = rdev->config.cik.max_tile_pipes; in radeon_info_ioctl()
360 *value = rdev->config.si.max_tile_pipes; in radeon_info_ioctl()
362 *value = rdev->config.cayman.max_tile_pipes; in radeon_info_ioctl()
364 *value = rdev->config.evergreen.max_tile_pipes; in radeon_info_ioctl()
366 *value = rdev->config.rv770.max_tile_pipes; in radeon_info_ioctl()
368 *value = rdev->config.r600.max_tile_pipes; in radeon_info_ioctl()
374 *value = 1; in radeon_info_ioctl()
378 *value = rdev->config.cik.backend_map; in radeon_info_ioctl()
380 *value = rdev->config.si.backend_map; in radeon_info_ioctl()
382 *value = rdev->config.cayman.backend_map; in radeon_info_ioctl()
384 *value = rdev->config.evergreen.backend_map; in radeon_info_ioctl()
386 *value = rdev->config.rv770.backend_map; in radeon_info_ioctl()
388 *value = rdev->config.r600.backend_map; in radeon_info_ioctl()
397 *value = RADEON_VA_RESERVED_SIZE; in radeon_info_ioctl()
403 *value = RADEON_IB_VM_MAX_SIZE; in radeon_info_ioctl()
407 *value = rdev->config.cik.max_cu_per_sh; in radeon_info_ioctl()
409 *value = rdev->config.si.max_cu_per_sh; in radeon_info_ioctl()
411 *value = rdev->config.cayman.max_pipes_per_simd; in radeon_info_ioctl()
413 *value = rdev->config.evergreen.max_pipes; in radeon_info_ioctl()
415 *value = rdev->config.rv770.max_pipes; in radeon_info_ioctl()
417 *value = rdev->config.r600.max_pipes; in radeon_info_ioctl()
427 value = (uint32_t*)&value64; in radeon_info_ioctl()
433 *value = rdev->config.cik.max_shader_engines; in radeon_info_ioctl()
435 *value = rdev->config.si.max_shader_engines; in radeon_info_ioctl()
437 *value = rdev->config.cayman.max_shader_engines; in radeon_info_ioctl()
439 *value = rdev->config.evergreen.num_ses; in radeon_info_ioctl()
441 *value = 1; in radeon_info_ioctl()
445 *value = rdev->config.cik.max_sh_per_se; in radeon_info_ioctl()
447 *value = rdev->config.si.max_sh_per_se; in radeon_info_ioctl()
452 *value = rdev->fastfb_working; in radeon_info_ioctl()
455 if (copy_from_user(value, value_ptr, sizeof(uint32_t))) { in radeon_info_ioctl()
459 switch (*value) { in radeon_info_ioctl()
462 *value = rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready; in radeon_info_ioctl()
465 *value = rdev->ring[R600_RING_TYPE_DMA_INDEX].ready; in radeon_info_ioctl()
466 *value |= rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX].ready; in radeon_info_ioctl()
469 *value = rdev->ring[R600_RING_TYPE_UVD_INDEX].ready; in radeon_info_ioctl()
472 *value = rdev->ring[TN_RING_TYPE_VCE1_INDEX].ready; in radeon_info_ioctl()
480 value = rdev->config.cik.tile_mode_array; in radeon_info_ioctl()
483 value = rdev->config.si.tile_mode_array; in radeon_info_ioctl()
492 value = rdev->config.cik.macrotile_mode_array; in radeon_info_ioctl()
500 *value = 1; in radeon_info_ioctl()
504 *value = rdev->config.cik.backend_enable_mask; in radeon_info_ioctl()
506 *value = rdev->config.si.backend_enable_mask; in radeon_info_ioctl()
514 *value = rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk * 10; in radeon_info_ioctl()
516 *value = rdev->pm.default_sclk * 10; in radeon_info_ioctl()
519 *value = rdev->vce.fw_version; in radeon_info_ioctl()
522 *value = rdev->vce.fb_version; in radeon_info_ioctl()
525 value = (uint32_t*)&value64; in radeon_info_ioctl()
530 value = (uint32_t*)&value64; in radeon_info_ioctl()
535 value = (uint32_t*)&value64; in radeon_info_ioctl()
541 *value = rdev->config.cik.active_cus; in radeon_info_ioctl()
543 *value = rdev->config.si.active_cus; in radeon_info_ioctl()
545 *value = rdev->config.cayman.active_simds; in radeon_info_ioctl()
547 *value = rdev->config.evergreen.active_simds; in radeon_info_ioctl()
549 *value = rdev->config.rv770.active_simds; in radeon_info_ioctl()
551 *value = rdev->config.r600.active_simds; in radeon_info_ioctl()
553 *value = 1; in radeon_info_ioctl()
558 *value = radeon_get_temperature(rdev); in radeon_info_ioctl()
560 *value = 0; in radeon_info_ioctl()
565 *value = radeon_dpm_get_current_sclk(rdev) / 100; in radeon_info_ioctl()
567 *value = rdev->pm.current_sclk / 100; in radeon_info_ioctl()
572 *value = radeon_dpm_get_current_mclk(rdev) / 100; in radeon_info_ioctl()
574 *value = rdev->pm.current_mclk / 100; in radeon_info_ioctl()
577 if (copy_from_user(value, value_ptr, sizeof(uint32_t))) { in radeon_info_ioctl()
581 if (radeon_get_allowed_info_register(rdev, *value, value)) in radeon_info_ioctl()
585 *value = true; in radeon_info_ioctl()
588 *value = atomic_read(&rdev->gpu_reset_counter); in radeon_info_ioctl()
594 if (copy_to_user(value_ptr, (char*)value, value_size)) { in radeon_info_ioctl()