Searched defs:F (Results 1 – 11 of 11) sorted by relevance
| /arch/metag/tbx/ |
| D | tbictxfpu.S | 82 F MSETL [D1Ar3++], FX.0, FX.2, FX.4, FX.6 label
86 F MSETL [D1Ar3++], FX.8, FX.10, FX.12, FX.14 label
92 F SETL [D1Ar3++], ACF.0 label
93 F SETL [D1Ar3++], ACF.1 label
94 F SETL [D1Ar3++], ACF.2 label
166 F MGETL FX.0, FX.2, FX.4, FX.6, [D1Ar3++] label
170 F MGETL FX.8, FX.10, FX.12, FX.14, [D1Ar3++] label
176 F GETL ACF.0, [D1Ar3++] label
177 F GETL ACF.1, [D1Ar3++] label
178 F GETL ACF.2, [D1Ar3++] label
|
| /arch/m68k/fpsp040/ |
| D | slogn.S | 241 .set F,FP_SCR2 define
|
| /arch/x86/crypto/ |
| D | blowfish-x86_64-asm_64.S | 74 #define F() \ macro
|
| /arch/ia64/lib/ |
| D | memcpy_mck.S | 557 #define F r28 macro
|
| /arch/x86/crypto/sha1-mb/ |
| D | sha1_x8_avx2.S | 248 F = %ymm5 define
|
| /arch/ia64/kernel/ |
| D | unaligned.c | 245 # define F(reg) case reg: ia64_invala_gr(reg); break in invala_gr() macro
272 # define F(reg) case reg: ia64_invala_fr(reg); break in invala_fr() macro
|
| D | kprobes.c | 45 enum instruction_type {A, I, M, F, B, L, X, u}; enumerator
|
| /arch/frv/include/asm/ |
| D | mb-regs.h | 124 #define LCD_CMD_FUNCSET(DL,N,F) (LCD_E|0x020|(DL<<4)|(N<<3)|(F<<2)) argument
|
| /arch/powerpc/kernel/ |
| D | align.c | 43 #define F 4 /* to/from fp regs */ macro
|
| /arch/x86/kvm/ |
| D | cpuid.c | 66 #define F(x) bit(X86_FEATURE_##x) macro
|
| D | emulate.c | 4258 #define F(_f, _e) { .flags = (_f) | Fastop, .u.fastop = (_e) } macro
|