Home
last modified time | relevance | path

Searched defs:NR_IRQS (Results 1 – 25 of 68) sorted by relevance

123

/arch/alpha/include/asm/
Dirq.h28 # define NR_IRQS (128) /* max is RAWHIDE/TAKARA */ macro
30 # define NR_IRQS (32768 + 16) /* marvel - 32 pids */ macro
38 # define NR_IRQS 35 macro
43 # define NR_IRQS 32 macro
50 # define NR_IRQS 48 macro
54 # define NR_IRQS 40 macro
60 # define NR_IRQS 64 macro
63 #define NR_IRQS 80 macro
67 # define NR_IRQS 128 macro
70 # define NR_IRQS 2048 /* enuff for 8 QBBs */ macro
[all …]
/arch/m68k/include/asm/
Dirq.h13 #define NR_IRQS 256 macro
15 #define NR_IRQS 200 macro
17 #define NR_IRQS 141 macro
19 #define NR_IRQS 72 macro
21 #define NR_IRQS 43 macro
23 #define NR_IRQS 32 macro
25 #define NR_IRQS 24 macro
27 #define NR_IRQS 8 macro
29 #define NR_IRQS 0 macro
/arch/arm/mach-spear/include/mach/
Dirqs.h17 #define NR_IRQS 256 macro
27 #define NR_IRQS (IRQ_VIC_END + VIRTUAL_IRQS) macro
32 #define NR_IRQS IRQ_GIC_END macro
/arch/m32r/include/asm/
Dirq.h18 #define NR_IRQS (M32700UT_NUM_CPU_IRQ + M32700UT_NUM_PLD_IRQ) macro
40 #define NR_IRQS \ macro
64 #define NR_IRQS \ macro
80 #define NR_IRQS \ macro
84 #define NR_IRQS 64 macro
/arch/x86/include/asm/
Dirq_vectors.h137 #define NR_IRQS \ macro
142 #define NR_IRQS (NR_VECTORS + IO_APIC_VECTOR_LIMIT) macro
144 #define NR_IRQS (NR_VECTORS + CPU_VECTOR_LIMIT) macro
146 #define NR_IRQS NR_IRQS_LEGACY macro
/arch/h8300/include/asm/
Dirq.h7 #define NR_IRQS 64 macro
12 #define NR_IRQS 128 macro
/arch/sh/include/asm/
Dirq.h13 # define NR_IRQS 8 macro
15 # define NR_IRQS 512 macro
/arch/mips/include/asm/mach-xilfpga/
Dirq.h14 #define NR_IRQS 32 macro
/arch/mips/include/asm/mach-lantiq/xway/
Dirq.h14 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-ip27/
Dirq.h18 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-malta/
Dirq.h5 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-pistachio/
Dirq.h14 #define NR_IRQS 256 macro
/arch/microblaze/include/asm/
Dirq.h12 #define NR_IRQS (32 + 1) macro
/arch/mips/include/asm/mach-emma2rh/
Dirq.h11 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-lantiq/falcon/
Dirq.h14 #define NR_IRQS 328 macro
/arch/mips/include/asm/mach-ar7/
Dirq.h12 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-pic32/
Dirq.h17 #define NR_IRQS 256 macro
/arch/mips/include/asm/mach-bcm63xx/
Dirq.h4 #define NR_IRQS 128 macro
/arch/mips/include/asm/mach-ralink/
Dirq.h5 #define NR_IRQS 256 macro
/arch/hexagon/include/asm/
Dirq.h32 #define NR_IRQS 512 macro
/arch/openrisc/include/asm/
Dirq.h22 #define NR_IRQS 32 macro
/arch/mips/include/asm/mach-db1x00/
Dirq.h21 #define NR_IRQS 152 macro
/arch/mips/include/asm/mach-netlogic/
Dirq.h13 #define NR_IRQS (NLM_IRQS_PER_NODE * NLM_NR_NODES) macro
/arch/arc/include/asm/
Dirq.h13 #define NR_IRQS 128 /* allow some CPU external IRQ handling */ macro
/arch/avr32/include/asm/
Dirq.h9 #define NR_IRQS (NR_INTERNAL_IRQS) macro

123