| /drivers/clk/zte/ |
| D | clk.h | 17 #define CLK_HW_INIT(_name, _parent, _ops, _flags) \ argument
58 #define ZX_PLL(_name, _parent, _reg, _table, _pd, _lock) \ argument
69 #define ZX296718_PLL(_name, _parent, _reg, _table) \ argument
77 #define GATE(_id, _name, _parent, _reg, _bit, _flag, _gflags) \ argument
97 #define FFACTOR(_id, _name, _parent, _mult, _div, _flag) \ argument
115 #define MUX_F(_id, _name, _parent, _reg, _shift, _width, _flag, _mflag) \ argument
131 #define MUX(_id, _name, _parent, _reg, _shift, _width) \ argument
139 #define DIV_T(_id, _name, _parent, _reg, _shift, _width, _flag, _table) \ argument
|
| /drivers/clk/mediatek/ |
| D | clk-mt8173.c | 610 #define GATE_ICG(_id, _name, _parent, _shift) { \ argument
649 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
658 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
725 #define GATE_IMG(_id, _name, _parent, _shift) { \ argument
756 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
765 #define GATE_MM1(_id, _name, _parent, _shift) { \ argument
843 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
852 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
866 #define GATE_VENC(_id, _name, _parent, _shift) { \ argument
882 #define GATE_VENCLT(_id, _name, _parent, _shift) { \ argument
[all …]
|
| D | clk-mt8135.c | 411 #define GATE_ICG(_id, _name, _parent, _shift) { \ argument
448 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
457 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
|
| D | clk-mtk.h | 36 #define FIXED_CLK(_id, _name, _parent, _rate) { \ argument
54 #define FACTOR(_id, _name, _parent, _mult, _div) { \ argument
124 #define DIV_GATE(_id, _name, _parent, _gate_reg, _gate_shift, _div_reg, _div_width, _div_shift) { \ argument
|
| /drivers/clk/renesas/ |
| D | renesas-cpg-mssr.h | 48 #define DEF_BASE(_name, _id, _type, _parent...) \ argument
53 #define DEF_FIXED(_name, _id, _parent, _div, _mult) \ argument
55 #define DEF_DIV6P1(_name, _id, _parent, _offset) \ argument
57 #define DEF_DIV6_RO(_name, _id, _parent, _offset, _div) \ argument
75 #define DEF_MOD(_name, _mod, _parent...) \ argument
|
| D | rcar-gen3-cpg.h | 25 #define DEF_GEN3_SD(_name, _id, _parent, _offset) \ argument
|
| /drivers/clk/sunxi-ng/ |
| D | ccu_div.h | 86 #define SUNXI_CCU_DIV_TABLE_WITH_GATE(_struct, _name, _parent, _reg, \ argument
103 #define SUNXI_CCU_DIV_TABLE(_struct, _name, _parent, _reg, \ argument
148 #define SUNXI_CCU_M_WITH_GATE(_struct, _name, _parent, _reg, \ argument
163 #define SUNXI_CCU_M(_struct, _name, _parent, _reg, _mshift, _mwidth, \ argument
|
| D | ccu_nm.h | 40 #define SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
64 #define SUNXI_CCU_NM_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
|
| D | ccu_common.h | 27 #define CLK_HW_INIT(_name, _parent, _ops, _flags) \ argument
45 #define CLK_FIXED_FACTOR(_struct, _name, _parent, \ argument
|
| D | ccu_gate.h | 27 #define SUNXI_CCU_GATE(_struct, _name, _parent, _reg, _gate, _flags) \ argument
|
| D | ccu_phase.h | 28 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \ argument
|
| D | ccu_mult.h | 26 #define SUNXI_CCU_N_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
|
| D | ccu_nk.h | 41 #define SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(_struct, _name, _parent, _reg, \ argument
|
| D | ccu_nkmp.h | 40 #define SUNXI_CCU_NKMP_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
|
| D | ccu_nkm.h | 62 #define SUNXI_CCU_NKM_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
|
| /drivers/clk/uniphier/ |
| D | clk-uniphier.h | 68 #define UNIPHIER_CLK_FACTOR(_name, _idx, _parent, _mult, _div) \ argument
81 #define UNIPHIER_CLK_GATE(_name, _idx, _parent, _reg, _bit) \ argument
|
| /drivers/iio/pressure/ |
| D | zpa2326.c | 742 #define zpa2326_init_runtime(_parent) argument
743 #define zpa2326_fini_runtime(_parent) argument
|
| /drivers/clk/pxa/ |
| D | clk-pxa25x.c | 220 #define DUMMY_CLK(_con_id, _dev_id, _parent) \ argument
|
| D | clk-pxa3xx.c | 301 #define DUMMY_CLK(_con_id, _dev_id, _parent) \ argument
|
| D | clk-pxa27x.c | 356 #define DUMMY_CLK(_con_id, _dev_id, _parent) \ argument
|