Home
last modified time | relevance | path

Searched defs:value (Results 1 – 25 of 453) sorted by relevance

12345678910>>...19

/arch/mips/cavium-octeon/crypto/
Docteon-crypto.h31 #define write_octeon_64bit_hash_dword(value, index) \ argument
57 #define write_octeon_64bit_block_dword(value, index) \ argument
68 #define octeon_md5_start(value) \ argument
79 #define octeon_sha1_start(value) \ argument
90 #define octeon_sha256_start(value) \ argument
105 #define write_octeon_64bit_hash_sha512(value, index) \ argument
131 #define write_octeon_64bit_block_sha512(value, index) \ argument
142 #define octeon_sha512_start(value) \ argument
153 #define octeon_sha1_start(value) \ argument
164 #define octeon_sha256_start(value) \ argument
[all …]
/arch/mips/include/asm/octeon/
Dcvmx-fau.h62 int64_t value:63; member
72 int32_t value:31; member
82 int16_t value:15; member
92 int8_t value:7; member
153 int64_t value) in __cvmx_fau_atomic_address()
171 int64_t value) in cvmx_fau_fetch_and_add64()
186 int32_t value) in cvmx_fau_fetch_and_add32()
201 int16_t value) in cvmx_fau_fetch_and_add16()
214 static inline int8_t cvmx_fau_fetch_and_add8(cvmx_fau_reg_8_t reg, int8_t value) in cvmx_fau_fetch_and_add8()
233 cvmx_fau_tagwait_fetch_and_add64(cvmx_fau_reg_64_t reg, int64_t value) in cvmx_fau_tagwait_fetch_and_add64()
[all …]
Dcvmx-scratch.h98 static inline void cvmx_scratch_write8(uint64_t address, uint64_t value) in cvmx_scratch_write8()
110 static inline void cvmx_scratch_write16(uint64_t address, uint64_t value) in cvmx_scratch_write16()
122 static inline void cvmx_scratch_write32(uint64_t address, uint64_t value) in cvmx_scratch_write32()
134 static inline void cvmx_scratch_write64(uint64_t address, uint64_t value) in cvmx_scratch_write64()
/arch/mips/kernel/
Dunaligned.c111 #define _LoadHW(addr, value, res, type) \ argument
134 #define _LoadW(addr, value, res, type) \ argument
156 #define _LoadW(addr, value, res, type) \ argument
191 #define _LoadHWU(addr, value, res, type) \ argument
216 #define _LoadWU(addr, value, res, type) \ argument
238 #define _LoadDW(addr, value, res) \ argument
260 #define _LoadWU(addr, value, res, type) \ argument
293 #define _LoadDW(addr, value, res) \ argument
345 #define _StoreHW(addr, value, res, type) \ argument
369 #define _StoreW(addr, value, res, type) \ argument
[all …]
Dgpio_txx9.c27 static void txx9_gpio_set_raw(unsigned int offset, int value) in txx9_gpio_set_raw()
39 int value) in txx9_gpio_set()
60 int value) in txx9_gpio_dir_out()
/arch/avr32/mach-at32ap/
Dhmatrix.c16 static inline void __hmatrix_write_reg(unsigned long offset, u32 value) in __hmatrix_write_reg()
31 void hmatrix_write_reg(unsigned long offset, u32 value) in hmatrix_write_reg()
47 u32 value; in hmatrix_read_reg() local
63 u32 value; in hmatrix_sfr_set_bits() local
80 u32 value; in hmatrix_sfr_clear_bits() local
/arch/powerpc/platforms/powermac/
Dfeature.c142 int reg, u32 mask, int value) in simple_feature_tweak()
164 long value) in ohare_htw_scc_enable()
257 long value) in ohare_floppy_enable()
263 static long ohare_mesh_enable(struct device_node *node, long param, long value) in ohare_mesh_enable()
269 static long ohare_ide_enable(struct device_node *node, long param, long value) in ohare_ide_enable()
289 static long ohare_ide_reset(struct device_node *node, long param, long value) in ohare_ide_reset()
303 static long ohare_sleep_state(struct device_node *node, long param, long value) in ohare_sleep_state()
319 long value) in heathrow_modem_enable()
363 long value) in heathrow_floppy_enable()
372 long value) in heathrow_mesh_enable()
[all …]
/arch/m68k/include/asm/
Dmovs.h38 #define SET_CONTROL_BYTE(addr,value) \ argument
43 #define GET_CONTROL_BYTE(addr,value) \ argument
48 #define SET_CONTROL_WORD(addr,value) \ argument
53 #define GET_CONTROL_WORD(addr,value) \ argument
/arch/x86/pci/
Dce4100.c41 u32 value; member
74 static void reg_read(struct sim_dev_reg *reg, u32 *value) in reg_read()
83 static void reg_write(struct sim_dev_reg *reg, u32 value) in reg_write()
100 static void ehci_reg_read(struct sim_dev_reg *reg, u32 *value) in ehci_reg_read()
113 static void sata_revid_read(struct sim_dev_reg *reg, u32 *value) in sata_revid_read()
118 static void reg_noirq_read(struct sim_dev_reg *reg, u32 *value) in reg_noirq_read()
191 static inline void extract_bytes(u32 *value, int reg, int len) in extract_bytes()
200 int bridge_read(unsigned int devfn, int reg, int len, u32 *value) in bridge_read()
269 unsigned int devfn, int reg, int len, u32 *value) in ce4100_conf_read()
295 unsigned int devfn, int reg, int len, u32 value) in ce4100_conf_write()
/arch/xtensa/include/asm/
Dbitops.h105 unsigned long tmp, value; in set_bit() local
123 unsigned long tmp, value; in clear_bit() local
141 unsigned long tmp, value; in change_bit() local
160 unsigned long tmp, value; in test_and_set_bit() local
181 unsigned long tmp, value; in test_and_clear_bit() local
202 unsigned long tmp, value; in test_and_change_bit() local
/arch/mips/loongson64/loongson-3/
Dacpi_init.c31 static void pmio_write_index(u16 index, u8 reg, u8 value) in pmio_write_index()
43 void pm_iowrite(u8 reg, u8 value) in pm_iowrite()
55 void pm2_iowrite(u8 reg, u8 value) in pm2_iowrite()
69 u16 value; in acpi_hw_clear_status() local
82 u32 value; in acpi_registers_setup() local
/arch/metag/include/asm/
Dcore_reg.h21 #define __core_reg_set(reg, value) do { \ argument
28 #define __core_reg_swap(reg, value) do { \ argument
/arch/x86/include/asm/
Dsegment.h252 #define __loadsegment_simple(seg, value) \ argument
269 #define __loadsegment_ss(value) __loadsegment_simple(ss, (value)) argument
270 #define __loadsegment_ds(value) __loadsegment_simple(ds, (value)) argument
271 #define __loadsegment_es(value) __loadsegment_simple(es, (value)) argument
279 #define __loadsegment_fs(value) __loadsegment_simple(fs, (value)) argument
280 #define __loadsegment_gs(value) __loadsegment_simple(gs, (value)) argument
284 static inline void __loadsegment_fs(unsigned short value) in __loadsegment_fs()
299 #define loadsegment(seg, value) __loadsegment_ ## seg (value) argument
304 #define savesegment(seg, value) \ argument
/arch/parisc/math-emu/
Dfloat.h87 #define Deposit_ssign(object,value) Bitfield_deposit(value,0,1,object) argument
88 #define Deposit_sexponent(object,value) Bitfield_deposit(value,1,8,object) argument
89 #define Deposit_smantissa(object,value) Bitfield_deposit(value,9,23,object) argument
90 #define Deposit_shigh2mantissa(object,value) Bitfield_deposit(value,9,2,object) argument
91 #define Deposit_sexponentmantissa(object,value) \ argument
93 #define Deposit_ssignexponent(object,value) Bitfield_deposit(value,0,9,object) argument
94 #define Deposit_slow(object,value) Bitfield_deposit(value,31,1,object) argument
95 #define Deposit_shigh4(object,value) Bitfield_deposit(value,0,4,object) argument
140 #define Deposit_dsign(object,value) Bitfield_deposit(value,0,1,object) argument
141 #define Deposit_dexponent(object,value) Bitfield_deposit(value,1,11,object) argument
[all …]
/arch/arm/mach-tegra/
Dflowctrl.c48 static void flowctrl_update(u8 offset, u32 value) in flowctrl_update()
64 void flowctrl_write_cpu_csr(unsigned int cpuid, u32 value) in flowctrl_write_cpu_csr()
69 void flowctrl_write_cpu_halt(unsigned int cpuid, u32 value) in flowctrl_write_cpu_halt()
/arch/m68k/coldfire/
Dgpio.c32 void __mcfgpio_set_value(unsigned gpio, int value) in __mcfgpio_set_value()
72 int __mcfgpio_direction_output(unsigned gpio, int value) in __mcfgpio_direction_output()
128 int value) in mcfgpio_direction_output()
134 int value) in mcfgpio_set_value()
/arch/arm64/crypto/
Dcrc32-arm64.c32 #define CRC32X(crc, value) __asm__("crc32x %w[c], %w[c], %x[v]":[c]"+r"(crc):[v]"r"(value)) argument
33 #define CRC32W(crc, value) __asm__("crc32w %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
34 #define CRC32H(crc, value) __asm__("crc32h %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
35 #define CRC32B(crc, value) __asm__("crc32b %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
36 #define CRC32CX(crc, value) __asm__("crc32cx %w[c], %w[c], %x[v]":[c]"+r"(crc):[v]"r"(value)) argument
37 #define CRC32CW(crc, value) __asm__("crc32cw %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
38 #define CRC32CH(crc, value) __asm__("crc32ch %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
39 #define CRC32CB(crc, value) __asm__("crc32cb %w[c], %w[c], %w[v]":[c]"+r"(crc):[v]"r"(value)) argument
/arch/mips/pci/
Dops-bridge.c44 int where, int size, u32 * value) in pci_conf0_read_config()
104 int where, int size, u32 * value) in pci_conf1_read_config()
168 int where, int size, u32 * value) in pci_read_config()
177 int where, int size, u32 value) in pci_conf0_write_config()
243 int where, int size, u32 value) in pci_conf1_write_config()
311 int where, int size, u32 value) in pci_write_config()
/arch/powerpc/kernel/
Dsysfs.c110 u32 *value = val; in do_show_pwrmgtcr0() local
118 u32 value; in show_pw20_state() local
130 u32 *value = val; in do_store_pw20_state() local
147 u32 value; in store_pw20_state() local
164 u32 value; in show_pw20_wait_time() local
195 u32 *value = val; in set_pw20_wait_entry_bit() local
215 u64 value; in store_pw20_wait_time() local
240 u32 value; in show_altivec_idle() local
252 u32 *value = val; in do_store_altivec_idle() local
269 u32 value; in store_altivec_idle() local
[all …]
/arch/tile/kernel/
Dmodule.c96 static int validate_hw2_last(long value, struct module *me) in validate_hw2_last()
109 static int validate_jumpoff(long value) in validate_jumpoff()
132 unsigned long value; in apply_relocate_add() local
/arch/arm/mach-pxa/include/mach/
Dtrizeps4.h101 static inline void BCR_writew(unsigned short value) in BCR_writew()
106 static inline void DCR_writew(unsigned short value) in DCR_writew()
111 static inline void IRCR_writew(unsigned short value) in IRCR_writew()
128 static inline void BCR_writew(unsigned short value) in BCR_writew()
132 static inline void DCR_writew(unsigned short value) in DCR_writew()
136 static inline void IRCR_writew(unsigned short value) in IRCR_writew()
/arch/mips/alchemy/common/
Dgpiolib.c46 static void gpio2_set(struct gpio_chip *chip, unsigned offset, int value) in gpio2_set()
57 int value) in gpio2_direction_output()
75 unsigned offset, int value) in gpio1_set()
86 unsigned offset, int value) in gpio1_direction_output()
/arch/s390/include/asm/
Dcputime.h86 static inline cputime_t timespec_to_cputime(const struct timespec *value) in timespec_to_cputime()
93 struct timespec *value) in cputime_to_timespec()
105 static inline cputime_t timeval_to_cputime(const struct timeval *value) in timeval_to_cputime()
112 struct timeval *value) in cputime_to_timeval()
/arch/arm/kernel/
Dpj4-cp0.c55 u32 value; in pj4_cp_access_read() local
63 static void __init pj4_cp_access_write(u32 value) in pj4_cp_access_write()
/arch/arm/mach-sa1100/
Dsimpad.c66 void simpad_set_cs3_bit(int value) in simpad_set_cs3_bit()
77 void simpad_clear_cs3_bit(int value) in simpad_clear_cs3_bit()
88 static void cs3_gpio_set(struct gpio_chip *chip, unsigned offset, int value) in cs3_gpio_set()
113 int value) in cs3_gpio_direction_output()

12345678910>>...19