| /arch/microblaze/include/asm/ |
| D | registers.h | 22 #define MSR_EE (1<<8) /* 0x100 */ macro
40 # define MSR_KERNEL (MSR_EE | MSR_VM)
42 # define MSR_KERNEL_VMS (MSR_EE | MSR_VMS)
|
| /arch/powerpc/include/asm/ |
| D | hw_irq.h | 95 #define __hard_irq_enable() __mtmsrd(local_paca->kernel_msr | MSR_EE, 1)
161 SET_MSR_EE(flags & ~MSR_EE); in arch_local_irq_save()
185 SET_MSR_EE(msr | MSR_EE); in arch_local_irq_enable()
191 return (flags & MSR_EE) == 0; in arch_irqs_disabled_flags()
203 return !(regs->msr & MSR_EE); in arch_irq_disabled_regs()
|
| D | runlatch.h | 24 if (msr & MSR_EE) \
36 if (msr & MSR_EE) \
|
| D | reg_booke.h | 46 #define MSR_USER32 (MSR_ | MSR_PR | MSR_EE)
50 #define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE)
53 #define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE)
|
| D | plpar_wrappers.h | 49 if (WARN_ON(!(mfmsr() & MSR_EE))) in extended_cede_processor()
|
| D | reg.h | 93 #define MSR_EE __MASK(MSR_EE_LG) /* External Interrupt Enable */ macro
136 #define MSR_USER32 (MSR_ | MSR_PR | MSR_EE)
141 #define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE)
|
| /arch/powerpc/kernel/ |
| D | kvm_emul.S | 69 lis r30, (~(MSR_EE | MSR_RI))@h
70 ori r30, r30, (~(MSR_EE | MSR_RI))@l
76 andi. r30, r30, (MSR_EE|MSR_RI)
88 andi. r30, r30, MSR_EE
125 #define MSR_SAFE_BITS (MSR_EE | MSR_RI)
173 andi. r31, r30, MSR_EE
217 rlwimi r31, r30, 0, MSR_EE
224 andi. r30, r30, MSR_EE
278 rlwinm r31, r31, 0, ~MSR_EE
|
| D | idle_power4.S | 66 ori r7,r7,MSR_EE
|
| D | idle_e500.S | 72 ori r7,r7,MSR_EE
|
| D | entry_32.S | 219 andi. r10,r10,MSR_EE /* Did EE change? */
272 rlwinm r9,r9,0,~MSR_EE
324 andi. r12,r11,MSR_EE
332 ori r11,r11,MSR_EE
381 andi. r10,r8,MSR_EE
520 ori r10,r10,MSR_EE
840 andi. r0,r3,MSR_EE /* interrupts off? */
892 andi. r10,r9,MSR_EE
1181 ori r10,r10,MSR_EE
1200 ori r10,r10,MSR_EE
|
| D | misc_64.S | 408 ori r0,r4,MSR_EE
409 xori r0,r0,MSR_EE
442 ori r0,r5,MSR_EE
443 xori r0,r0,MSR_EE
|
| D | idle_6xx.S | 143 ori r7,r7,MSR_EE
|
| /arch/powerpc/platforms/44x/ |
| D | idle.c | 36 mtmsr(msr_save|MSR_WE|MSR_EE|MSR_CE|MSR_DE); in ppc44x_idle()
|
| /arch/powerpc/sysdev/ |
| D | 6xx-suspend.S | 38 ori r5, r5, MSR_EE
|
| D | ppc4xx_cpm.c | 99 mtmsr(msr_save|MSR_WE|MSR_EE|MSR_CE|MSR_DE); in cpm_idle_wait()
|
| /arch/powerpc/platforms/82xx/ |
| D | pq2.c | 31 mtmsr(mfmsr() & ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR)); in pq2_restart()
|
| /arch/powerpc/platforms/pasemi/ |
| D | powersave.S | 75 LOAD_REG_IMMEDIATE(r6,MSR_DR|MSR_IR|MSR_ME|MSR_EE)
|
| /arch/powerpc/kvm/ |
| D | booke_emulate.c | 101 vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE) in kvmppc_booke_emulate_op()
102 | (kvmppc_get_gpr(vcpu, rs) & MSR_EE); in kvmppc_booke_emulate_op()
107 vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE) in kvmppc_booke_emulate_op()
108 | (inst & MSR_EE); in kvmppc_booke_emulate_op()
|
| D | book3s_rmhandlers.S | 167 ori r5, r5, MSR_EE
|
| D | book3s_emulate.c | 141 new_msr &= ~(MSR_RI | MSR_EE); in kvmppc_core_emulate_op_pr()
142 new_msr |= rs_val & (MSR_RI | MSR_EE); in kvmppc_core_emulate_op_pr()
|
| /arch/powerpc/platforms/powernv/ |
| D | subcore-asm.S | 29 ori r4,r4,MSR_EE|MSR_SE|MSR_BE|MSR_RI
|
| D | opal-wrappers.S | 69 ori r11,r11,MSR_EE; \
131 ori r11,r11,MSR_EE
|
| /arch/powerpc/platforms/powermac/ |
| D | cache.S | 47 rlwinm r0,r11,0,~MSR_EE
196 rlwinm r0,r11,0,~MSR_EE
|
| D | sleep.S | 231 ori r3,r3,MSR_EE|MSR_IP
232 xori r3,r3,MSR_EE|MSR_IP
|
| /arch/microblaze/kernel/ |
| D | process.c | 101 childregs->msr |= MSR_EE; /* exceptions will be enabled*/ in copy_thread()
|