Home
last modified time | relevance | path

Searched refs:MSR_IA32_SYSENTER_CS (Results 1 – 8 of 8) sorted by relevance

/arch/x86/kernel/cpu/
Dcommon.c1286 wrmsr(MSR_IA32_SYSENTER_CS, tss->x86_tss.ss1, 0); in enable_sep_cpu()
1478 wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); in syscall_init()
1483 wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); in syscall_init()
/arch/x86/include/asm/
Dmsr-index.h68 #define MSR_IA32_SYSENTER_CS 0x00000174 macro
Dprocessor.h475 wrmsr(MSR_IA32_SYSENTER_CS, thread->sysenter_cs, 0); in native_load_sp0()
/arch/x86/xen/
Denlighten.c1093 case MSR_IA32_SYSENTER_CS: in xen_write_msr_safe()
/arch/x86/kvm/
Dsvm.c124 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
245 { .index = MSR_IA32_SYSENTER_CS, .always = true },
3506 case MSR_IA32_SYSENTER_CS: in svm_get_msr()
3704 case MSR_IA32_SYSENTER_CS: in svm_set_msr()
Dvmx.c3034 case MSR_IA32_SYSENTER_CS: in vmx_get_msr()
3117 case MSR_IA32_SYSENTER_CS: in vmx_set_msr()
5074 rdmsr(MSR_IA32_SYSENTER_CS, low32, high32); in vmx_set_constant_host_state()
9218 vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_SYSENTER_CS, MSR_TYPE_RW); in vmx_create_vcpu()
Demulate.c2791 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); in em_sysenter()
2841 ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); in em_sysexit()
Dx86.c971 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,