Home
last modified time | relevance | path

Searched refs:XCHAL_DCACHE_SIZE (Results 1 – 11 of 11) sorted by relevance

/arch/xtensa/include/asm/
Dcacheasm.h74 #if XCHAL_DCACHE_LINE_LOCKABLE && XCHAL_DCACHE_SIZE
75 __loop_cache_all \ar \at diu XCHAL_DCACHE_SIZE XCHAL_DCACHE_LINEWIDTH
92 #if XCHAL_DCACHE_SIZE
93 __loop_cache_all \ar \at diwbi XCHAL_DCACHE_SIZE XCHAL_DCACHE_LINEWIDTH
101 #if XCHAL_DCACHE_SIZE
102 __loop_cache_all \ar \at diwb XCHAL_DCACHE_SIZE XCHAL_DCACHE_LINEWIDTH
110 #if XCHAL_DCACHE_SIZE
131 #if XCHAL_DCACHE_SIZE
140 #if XCHAL_DCACHE_SIZE
149 #if XCHAL_DCACHE_SIZE
[all …]
Dcache.h20 #define DCACHE_WAY_SIZE (XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS)
Dinitialize_mmu.h181 (XCHAL_DCACHE_SIZE || XCHAL_ICACHE_SIZE)
195 #if XCHAL_DCACHE_SIZE
/arch/xtensa/variants/fsf/include/variant/
Dcore.h120 #define XCHAL_DCACHE_SIZE 8192 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
Dcore.h135 #define XCHAL_DCACHE_SIZE 16384 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/dc232b/include/variant/
Dcore.h127 #define XCHAL_DCACHE_SIZE 16384 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/dc233c/include/variant/
Dcore.h166 #define XCHAL_DCACHE_SIZE 16384 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/test_kc705_hifi/include/variant/
Dcore.h186 #define XCHAL_DCACHE_SIZE 16384 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/de212/include/variant/
Dcore.h214 #define XCHAL_DCACHE_SIZE 8192 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/variants/csp/include/variant/
Dcore.h214 #define XCHAL_DCACHE_SIZE 16384 /* D-cache size in bytes or 0 */ macro
/arch/xtensa/kernel/
Dsetup.c815 XCHAL_DCACHE_SIZE); in c_show()