Home
last modified time | relevance | path

Searched refs:c (Results 1 – 25 of 1076) sorted by relevance

12345678910>>...44

/arch/mips/kernel/
Dcpu-probe.c76 static inline void cpu_set_fpu_fcsr_mask(struct cpuinfo_mips *c) in cpu_set_fpu_fcsr_mask() argument
80 fcsr = c->fpu_csr31; in cpu_set_fpu_fcsr_mask()
98 c->fpu_msk31 = ~(fcsr0 ^ fcsr1) & ~mask; in cpu_set_fpu_fcsr_mask()
105 static void cpu_set_fpu_2008(struct cpuinfo_mips *c) in cpu_set_fpu_2008() argument
107 if (c->isa_level & (MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M64R1 | in cpu_set_fpu_2008()
130 c->options |= MIPS_CPU_NAN_LEGACY; in cpu_set_fpu_2008()
132 c->options |= MIPS_CPU_NAN_2008; in cpu_set_fpu_2008()
135 c->fpu_msk31 &= ~FPU_CSR_ABS2008; in cpu_set_fpu_2008()
137 c->fpu_csr31 |= fcsr & FPU_CSR_ABS2008; in cpu_set_fpu_2008()
140 c->fpu_msk31 &= ~FPU_CSR_NAN2008; in cpu_set_fpu_2008()
[all …]
Dwatch.c110 void mips_probe_watch_registers(struct cpuinfo_mips *c) in mips_probe_watch_registers() argument
114 if ((c->options & MIPS_CPU_WATCH) == 0) in mips_probe_watch_registers()
124 c->watch_reg_masks[0] = t & MIPS_WATCHLO_IRW; in mips_probe_watch_registers()
128 c->watch_reg_count = 1; in mips_probe_watch_registers()
129 c->watch_reg_use_cnt = 1; in mips_probe_watch_registers()
134 c->watch_reg_masks[0] |= (t & MIPS_WATCHHI_MASK); in mips_probe_watch_registers()
142 c->watch_reg_masks[1] = t & MIPS_WATCHLO_IRW; in mips_probe_watch_registers()
144 c->watch_reg_count = 2; in mips_probe_watch_registers()
145 c->watch_reg_use_cnt = 2; in mips_probe_watch_registers()
150 c->watch_reg_masks[1] |= (t & MIPS_WATCHHI_MASK); in mips_probe_watch_registers()
[all …]
/arch/x86/kernel/cpu/
Damd.c87 static void init_amd_k5(struct cpuinfo_x86 *c) in init_amd_k5() argument
99 if (c->x86_model == 9 || c->x86_model == 10) { in init_amd_k5()
106 static void init_amd_k6(struct cpuinfo_x86 *c) in init_amd_k6() argument
112 if (c->x86_model < 6) { in init_amd_k6()
114 if (c->x86_model == 0) { in init_amd_k6()
115 clear_cpu_cap(c, X86_FEATURE_APIC); in init_amd_k6()
116 set_cpu_cap(c, X86_FEATURE_PGE); in init_amd_k6()
121 if (c->x86_model == 6 && c->x86_stepping == 1) { in init_amd_k6()
149 if (c->x86_model < 8 || in init_amd_k6()
150 (c->x86_model == 8 && c->x86_stepping < 8)) { in init_amd_k6()
[all …]
Dintel.c43 void check_mpx_erratum(struct cpuinfo_x86 *c) in check_mpx_erratum() argument
58 if (cpu_has(c, X86_FEATURE_MPX) && !cpu_has(c, X86_FEATURE_SMEP)) { in check_mpx_erratum()
101 static bool bad_spectre_microcode(struct cpuinfo_x86 *c) in bad_spectre_microcode() argument
109 if (cpu_has(c, X86_FEATURE_HYPERVISOR)) in bad_spectre_microcode()
113 if (c->x86_model == spectre_bad_microcodes[i].model && in bad_spectre_microcode()
114 c->x86_stepping == spectre_bad_microcodes[i].stepping) in bad_spectre_microcode()
115 return (c->microcode <= spectre_bad_microcodes[i].microcode); in bad_spectre_microcode()
120 static void early_init_intel(struct cpuinfo_x86 *c) in early_init_intel() argument
125 if (c->x86 > 6 || (c->x86 == 6 && c->x86_model >= 0xd)) { in early_init_intel()
128 c->cpuid_level = cpuid_eax(0); in early_init_intel()
[all …]
Dcommon.c73 static void default_init(struct cpuinfo_x86 *c) in default_init() argument
76 cpu_detect_cache_sizes(c); in default_init()
80 if (c->cpuid_level == -1) { in default_init()
82 if (c->x86 == 4) in default_init()
83 strcpy(c->x86_model_id, "486"); in default_init()
84 else if (c->x86 == 3) in default_init()
85 strcpy(c->x86_model_id, "386"); in default_init()
255 static void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) in squash_the_stupid_serial_number() argument
259 if (!cpu_has(c, X86_FEATURE_PN) || !disable_x86_serial_nr) in squash_the_stupid_serial_number()
269 clear_cpu_cap(c, X86_FEATURE_PN); in squash_the_stupid_serial_number()
[all …]
Dcentaur.c19 static void init_c3(struct cpuinfo_x86 *c) in init_c3() argument
46 c->x86_capability[CPUID_C000_0001_EDX] = cpuid_edx(0xC0000001); in init_c3()
50 if (c->x86_model >= 6 && c->x86_model <= 13) { in init_c3()
54 set_cpu_cap(c, X86_FEATURE_CX8); in init_c3()
58 if (c->x86_model >= 6 && c->x86_model < 9) in init_c3()
59 set_cpu_cap(c, X86_FEATURE_3DNOW); in init_c3()
61 if (c->x86 == 0x6 && c->x86_model >= 0xf) { in init_c3()
62 c->x86_cache_alignment = c->x86_clflush_size * 2; in init_c3()
63 set_cpu_cap(c, X86_FEATURE_REP_GOOD); in init_c3()
66 cpu_detect_cache_sizes(c); in init_c3()
[all …]
Dproc.c10 static void show_cpuinfo_core(struct seq_file *m, struct cpuinfo_x86 *c, in show_cpuinfo_core() argument
14 seq_printf(m, "physical id\t: %d\n", c->phys_proc_id); in show_cpuinfo_core()
17 seq_printf(m, "core id\t\t: %d\n", c->cpu_core_id); in show_cpuinfo_core()
18 seq_printf(m, "cpu cores\t: %d\n", c->booted_cores); in show_cpuinfo_core()
19 seq_printf(m, "apicid\t\t: %d\n", c->apicid); in show_cpuinfo_core()
20 seq_printf(m, "initial apicid\t: %d\n", c->initial_apicid); in show_cpuinfo_core()
25 static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) in show_cpuinfo_misc() argument
40 c->cpuid_level, in show_cpuinfo_misc()
41 c->wp_works_ok ? "yes" : "no"); in show_cpuinfo_misc()
44 static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) in show_cpuinfo_misc() argument
[all …]
Dcyrix.c90 static void check_cx686_slop(struct cpuinfo_x86 *c) in check_cx686_slop() argument
109 c->loops_per_jiffy = loops_per_jiffy; in check_cx686_slop()
169 static void early_init_cyrix(struct cpuinfo_x86 *c) in early_init_cyrix() argument
179 set_cpu_cap(c, X86_FEATURE_CYRIX_ARR); in early_init_cyrix()
183 set_cpu_cap(c, X86_FEATURE_CYRIX_ARR); in early_init_cyrix()
188 static void init_cyrix(struct cpuinfo_x86 *c) in init_cyrix() argument
191 char *buf = c->x86_model_id; in init_cyrix()
198 clear_cpu_cap(c, 0*32+31); in init_cyrix()
201 if (test_cpu_cap(c, 1*32+24)) { in init_cyrix()
202 clear_cpu_cap(c, 1*32+24); in init_cyrix()
[all …]
Dtopology.c29 void detect_extended_topology(struct cpuinfo_x86 *c) in detect_extended_topology() argument
37 if (c->cpuid_level < 0xb) in detect_extended_topology()
48 set_cpu_cap(c, X86_FEATURE_XTOPOLOGY); in detect_extended_topology()
53 c->initial_apicid = edx; in detect_extended_topology()
79 c->cpu_core_id = apic->phys_pkg_id(c->initial_apicid, ht_mask_width) in detect_extended_topology()
81 c->phys_proc_id = apic->phys_pkg_id(c->initial_apicid, core_plus_mask_width); in detect_extended_topology()
85 c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); in detect_extended_topology()
87 c->x86_max_cores = (core_level_siblings / smp_num_siblings); in detect_extended_topology()
91 c->phys_proc_id); in detect_extended_topology()
92 if (c->x86_max_cores > 1) in detect_extended_topology()
[all …]
/arch/mips/mm/
Dc-octeon.c190 struct cpuinfo_mips *c = &current_cpu_data; in probe_octeon() local
197 c->icache.linesz = 2 << ((config1 >> 19) & 7); in probe_octeon()
198 c->icache.sets = 64 << ((config1 >> 22) & 7); in probe_octeon()
199 c->icache.ways = 1 + ((config1 >> 16) & 7); in probe_octeon()
200 c->icache.flags |= MIPS_CACHE_VTAG; in probe_octeon()
202 c->icache.sets * c->icache.ways * c->icache.linesz; in probe_octeon()
203 c->icache.waybit = ffs(icache_size / c->icache.ways) - 1; in probe_octeon()
204 c->dcache.linesz = 128; in probe_octeon()
206 c->dcache.sets = 2; /* CN5XXX has two Dcache sets */ in probe_octeon()
208 c->dcache.sets = 1; /* CN3XXX has one Dcache set */ in probe_octeon()
[all …]
Dc-r4k.c1100 static inline int alias_74k_erratum(struct cpuinfo_mips *c) in alias_74k_erratum() argument
1102 unsigned int imp = c->processor_id & PRID_IMP_MASK; in alias_74k_erratum()
1103 unsigned int rev = c->processor_id & PRID_REV_MASK; in alias_74k_erratum()
1155 struct cpuinfo_mips *c = &current_cpu_data; in probe_pcache() local
1168 c->icache.linesz = 16 << ((config & CONF_IB) >> 5); in probe_pcache()
1169 c->icache.ways = 2; in probe_pcache()
1170 c->icache.waybit = __ffs(icache_size/2); in probe_pcache()
1173 c->dcache.linesz = 16 << ((config & CONF_DB) >> 4); in probe_pcache()
1174 c->dcache.ways = 2; in probe_pcache()
1175 c->dcache.waybit= __ffs(dcache_size/2); in probe_pcache()
[all …]
Dsc-mips.c128 static inline int mips_sc_is_activated(struct cpuinfo_mips *c) in mips_sc_is_activated() argument
151 c->scache.linesz = 2 << tmp; in mips_sc_is_activated()
159 struct cpuinfo_mips *c = &current_cpu_data; in mips_sc_probe_cm3() local
169 c->scache.sets = 64 << sets; in mips_sc_probe_cm3()
174 c->scache.linesz = 2 << line_sz; in mips_sc_probe_cm3()
178 c->scache.ways = assoc + 1; in mips_sc_probe_cm3()
179 c->scache.waysize = c->scache.sets * c->scache.linesz; in mips_sc_probe_cm3()
180 c->scache.waybit = __ffs(c->scache.waysize); in mips_sc_probe_cm3()
182 if (c->scache.linesz) { in mips_sc_probe_cm3()
183 c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT; in mips_sc_probe_cm3()
[all …]
/arch/microblaze/lib/
Dmemmove.c35 void *memmove(void *v_dst, const void *v_src, __kernel_size_t c) in memmove() argument
40 if (!c) in memmove()
45 return memcpy(v_dst, v_src, c); in memmove()
48 src += c; in memmove()
49 dst += c; in memmove()
52 while (c--) in memmove()
58 void *memmove(void *v_dst, const void *v_src, __kernel_size_t c) in memmove() argument
65 if (!c) in memmove()
70 return memcpy(v_dst, v_src, c); in memmove()
80 dst += c; in memmove()
[all …]
Dmemcpy.c36 void *memcpy(void *v_dst, const void *v_src, __kernel_size_t c) in memcpy() argument
42 while (c--) in memcpy()
48 void *memcpy(void *v_dst, const void *v_src, __kernel_size_t c) in memcpy() argument
62 if (likely(c >= 4)) { in memcpy()
70 --c; in memcpy()
73 --c; in memcpy()
76 --c; in memcpy()
87 for (; c >= 4; c -= 4) in memcpy()
99 for (; c >= 4; c -= 4) { in memcpy()
108 for (; c >= 4; c -= 4) { in memcpy()
[all …]
Dmemset.c35 void *memset(void *v_src, int c, __kernel_size_t n) in memset() argument
40 c = (c & 0xFF); in memset()
44 *src++ = c; in memset()
49 void *memset(void *v_src, int c, __kernel_size_t n) in memset() argument
56 c = (c & 0xFF); in memset()
58 if (unlikely(c)) { in memset()
60 w32 = c; in memset()
70 *src++ = c; in memset()
73 *src++ = c; in memset()
76 *src++ = c; in memset()
[all …]
/arch/mips/alchemy/common/
Dclock.c237 struct clk *c; in alchemy_clk_setup_aux() local
254 c = clk_register(NULL, &a->hw); in alchemy_clk_setup_aux()
255 if (!IS_ERR(c)) in alchemy_clk_setup_aux()
256 clk_register_clkdev(c, name, NULL); in alchemy_clk_setup_aux()
260 return c; in alchemy_clk_setup_aux()
268 struct clk *c; in alchemy_clk_setup_sysbus() local
270 c = clk_register_fixed_factor(NULL, ALCHEMY_SYSBUS_CLK, in alchemy_clk_setup_sysbus()
272 if (!IS_ERR(c)) in alchemy_clk_setup_sysbus()
273 clk_register_clkdev(c, ALCHEMY_SYSBUS_CLK, NULL); in alchemy_clk_setup_sysbus()
274 return c; in alchemy_clk_setup_sysbus()
[all …]
/arch/x86/lib/
Dcmdline.c12 static inline int myisspace(u8 c) in myisspace() argument
14 return c <= ' '; /* Close enough approximation */ in myisspace()
32 char c; in __cmdline_find_option_bool() local
49 c = *(char *)cmdline++; in __cmdline_find_option_bool()
54 if (!c) in __cmdline_find_option_bool()
56 else if (myisspace(c)) in __cmdline_find_option_bool()
72 if (!c || myisspace(c)) in __cmdline_find_option_bool()
79 } else if (!c) { in __cmdline_find_option_bool()
85 } else if (c == *opptr++) { in __cmdline_find_option_bool()
96 if (!c) in __cmdline_find_option_bool()
[all …]
/arch/x86/boot/
Dcmdline.c17 static inline int myisspace(u8 c) in myisspace() argument
19 return c <= ' '; /* Close enough approximation */ in myisspace()
33 char c; in __cmdline_find_option() local
50 while (cptr < 0x10000 && (c = rdfs8(cptr++))) { in __cmdline_find_option()
53 if (myisspace(c)) in __cmdline_find_option()
62 if (c == '=' && !*opptr) { in __cmdline_find_option()
66 } else if (myisspace(c)) { in __cmdline_find_option()
68 } else if (c != *opptr++) { in __cmdline_find_option()
74 if (myisspace(c)) in __cmdline_find_option()
79 if (myisspace(c)) { in __cmdline_find_option()
[all …]
/arch/sparc/crypto/
Dopcodes.h17 #define CRC32C(a,b,c) \ argument
18 .word (F3F(2,0x36,0x147)|RS1(a)|RS2(b)|RD(c));
29 #define AES_EROUND01(a,b,c,d) \ argument
30 .word (F3F(2, 0x19, 0)|RS1(a)|RS2(b)|RS3(c)|RD(d));
31 #define AES_EROUND23(a,b,c,d) \ argument
32 .word (F3F(2, 0x19, 1)|RS1(a)|RS2(b)|RS3(c)|RD(d));
33 #define AES_DROUND01(a,b,c,d) \ argument
34 .word (F3F(2, 0x19, 2)|RS1(a)|RS2(b)|RS3(c)|RD(d));
35 #define AES_DROUND23(a,b,c,d) \ argument
36 .word (F3F(2, 0x19, 3)|RS1(a)|RS2(b)|RS3(c)|RD(d));
[all …]
/arch/arm64/include/asm/
Dio.h120 #define readb_relaxed(c) ({ u8 __r = __raw_readb(c); __r; }) argument
121 #define readw_relaxed(c) ({ u16 __r = le16_to_cpu((__force __le16)__raw_readw(c)); __r; }) argument
122 #define readl_relaxed(c) ({ u32 __r = le32_to_cpu((__force __le32)__raw_readl(c)); __r; }) argument
123 #define readq_relaxed(c) ({ u64 __r = le64_to_cpu((__force __le64)__raw_readq(c)); __r; }) argument
125 #define writeb_relaxed(v,c) ((void)__raw_writeb((v),(c))) argument
126 #define writew_relaxed(v,c) ((void)__raw_writew((__force u16)cpu_to_le16(v),(c))) argument
127 #define writel_relaxed(v,c) ((void)__raw_writel((__force u32)cpu_to_le32(v),(c))) argument
128 #define writeq_relaxed(v,c) ((void)__raw_writeq((__force u64)cpu_to_le64(v),(c))) argument
135 #define readb(c) ({ u8 __v = readb_relaxed(c); __iormb(); __v; }) argument
136 #define readw(c) ({ u16 __v = readw_relaxed(c); __iormb(); __v; }) argument
[all …]
/arch/powerpc/boot/
DMakefile75 zlib-decomp-$(CONFIG_KERNEL_GZIP) := decompress_inflate.c
76 zlib-$(CONFIG_KERNEL_GZIP) := inffast.c inflate.c inftrees.c
92 libfdt := fdt.c fdt_ro.c fdt_wip.c fdt_sw.c fdt_rw.c fdt_strerror.c
98 src-wlib-y := string.S crt0.S crtsavres.S stdio.c decompress.c main.c \
99 $(libfdt) libfdt-wrapper.c \
100 ns16550.c serial.c simple_alloc.c div64.S util.S \
101 elf_util.c $(zlib-y) devtree.c stdlib.c \
102 oflib.c ofconsole.c cuboot.c mpsc.c cpm-serial.c \
103 uartlite.c mpc52xx-psc.c opal.c
105 src-wlib-$(CONFIG_40x) += 4xx.c planetcore.c
[all …]
/arch/sh/kernel/cpu/
Dproc.c34 const char *get_cpu_subtype(struct sh_cpuinfo *c) in get_cpu_subtype() argument
36 return cpu_name[c->type]; in get_cpu_subtype()
47 static void show_cpuflags(struct seq_file *m, struct sh_cpuinfo *c) in show_cpuflags() argument
53 if (!c->flags) { in show_cpuflags()
59 if ((c->flags & (1 << i))) in show_cpuflags()
81 struct sh_cpuinfo *c = v; in show_cpuinfo() local
82 unsigned int cpu = c - cpu_data; in show_cpuinfo()
94 seq_printf(m, "cpu type\t: %s\n", get_cpu_subtype(c)); in show_cpuinfo()
95 if (c->cut_major == -1) in show_cpuinfo()
97 else if (c->cut_minor == -1) in show_cpuinfo()
[all …]
/arch/m68k/lib/
Dmemset.c10 void *memset(void *s, int c, size_t count) in memset() argument
17 c &= 0xff; in memset()
18 c |= c << 8; in memset()
19 c |= c << 16; in memset()
22 *cs++ = c; in memset()
28 *ss++ = c; in memset()
37 *ls++ = c; in memset()
59 : "d" (c), "0" (ls), "1" (temp)); in memset()
65 *ss++ = c; in memset()
70 *cs = c; in memset()
/arch/microblaze/include/asm/
Dhash.h34 unsigned int b, c; in __hash_32() local
38 c = (a << 19) + a; in __hash_32()
39 a = (a << 9) + c; in __hash_32()
46 a += c; /* (a << 8) + (b << 3) + c */ in __hash_32()
61 unsigned int b, c, d; in __hash_32()
64 c = b << 1; /* 1 5 */ in __hash_32()
66 c += b; /* 1 7 */ in __hash_32()
67 c <<= 3; /* 3 10 */ in __hash_32()
68 c -= a; /* 1 11 */ in __hash_32()
69 d = c << 7; /* 7 18 */ in __hash_32()
[all …]
/arch/powerpc/xmon/
Dnonstdio.c87 int xmon_putchar(int c) in xmon_putchar() argument
89 char ch = c; in xmon_putchar()
91 if (c == '\n') in xmon_putchar()
93 return xmon_write(&ch, 1) == 1? c: -1; in xmon_putchar()
102 int c; in xmon_getchar() local
107 c = xmon_readchar(); in xmon_getchar()
108 if (c == -1 || c == 4) in xmon_getchar()
110 if (c == '\r' || c == '\n') { in xmon_getchar()
115 switch (c) { in xmon_getchar()
137 xmon_putchar(c); in xmon_getchar()
[all …]

12345678910>>...44