Searched refs:hwid (Results 1 – 9 of 9) sorted by relevance
| /arch/arm64/kernel/ |
| D | smp.c | 458 u64 hwid; in of_get_cpu_mpidr() local
471 hwid = of_read_number(cell, of_n_addr_cells(dn)); in of_get_cpu_mpidr()
475 if (hwid & ~MPIDR_HWID_BITMASK) { in of_get_cpu_mpidr()
479 return hwid; in of_get_cpu_mpidr()
488 static bool __init is_mpidr_duplicate(unsigned int cpu, u64 hwid) in is_mpidr_duplicate() argument
493 if (cpu_logical_map(i) == hwid) in is_mpidr_duplicate()
528 u64 hwid = processor->arm_mpidr; in acpi_map_gic_cpu_interface() local
531 pr_debug("skipping disabled CPU entry with 0x%llx MPIDR\n", hwid); in acpi_map_gic_cpu_interface()
535 if (hwid & ~MPIDR_HWID_BITMASK || hwid == INVALID_HWID) { in acpi_map_gic_cpu_interface()
536 pr_err("skipping CPU entry with invalid MPIDR 0x%llx\n", hwid); in acpi_map_gic_cpu_interface()
[all …]
|
| D | acpi_numa.c | 41 int acpi_numa_get_nid(unsigned int cpu, u64 hwid) in acpi_numa_get_nid() argument
46 if (hwid == early_node_cpu_hwid[i].cpu_hwid) in acpi_numa_get_nid()
|
| /arch/arm/mach-imx/devices/ |
| D | platform-sdhci-esdhc-imx.c | 14 #define imx_sdhci_esdhc_imx_data_entry_single(soc, _devid, _id, hwid) \ argument
18 .iobase = soc ## _ESDHC ## hwid ## _BASE_ADDR, \
19 .irq = soc ## _INT_ESDHC ## hwid, \
22 #define imx_sdhci_esdhc_imx_data_entry(soc, devid, id, hwid) \ argument
23 [id] = imx_sdhci_esdhc_imx_data_entry_single(soc, devid, id, hwid)
|
| D | platform-spi_imx.c | 12 #define imx_spi_imx_data_entry_single(soc, type, _devid, _id, hwid, _size) \ argument
16 .iobase = soc ## _ ## type ## hwid ## _BASE_ADDR, \
18 .irq = soc ## _INT_ ## type ## hwid, \
21 #define imx_spi_imx_data_entry(soc, type, devid, id, hwid, size) \ argument
22 [id] = imx_spi_imx_data_entry_single(soc, type, devid, id, hwid, size)
|
| /arch/arm/kernel/ |
| D | devtree.c | 93 u32 hwid; in arm_dt_init_cpu_maps() local
117 hwid = be32_to_cpu(*cell++); in arm_dt_init_cpu_maps()
119 } while (!hwid && prop_bytes > 0); in arm_dt_init_cpu_maps()
121 if (prop_bytes || (hwid & ~MPIDR_HWID_BITMASK)) { in arm_dt_init_cpu_maps()
134 if (WARN(tmp_map[j] == hwid, in arm_dt_init_cpu_maps()
149 if (hwid == mpidr) { in arm_dt_init_cpu_maps()
164 tmp_map[i] = hwid; in arm_dt_init_cpu_maps()
|
| /arch/arm64/include/asm/ |
| D | acpi.h | 122 int acpi_numa_get_nid(unsigned int cpu, u64 hwid);
125 static inline int acpi_numa_get_nid(unsigned int cpu, u64 hwid) { return NUMA_NO_NODE; } in acpi_numa_get_nid() argument
|
| /arch/ia64/kernel/ |
| D | irq.c | 67 void set_irq_affinity_info (unsigned int irq, int hwid, int redir) in set_irq_affinity_info() argument
71 cpumask_of(cpu_logical_id(hwid))); in set_irq_affinity_info()
|
| /arch/x86/include/asm/ |
| D | mce.h | 367 #define HWID_MCATYPE(hwid, mcatype) ((hwid << 16) | mcatype) argument
|
| /arch/x86/kernel/cpu/mcheck/ |
| D | mce_amd.c | 154 u16 hwid, mcatype; in get_smca_bank_info() local
165 hwid = high & MCI_IPID_HWID; in get_smca_bank_info()
167 hwid_mcatype = HWID_MCATYPE(hwid, mcatype); in get_smca_bank_info()
|