/arch/x86/platform/intel-quark/ |
D | imr.c | 90 static inline int imr_is_enabled(struct imr_regs *imr) in imr_is_enabled() argument 92 return !(imr->rmask == IMR_READ_ACCESS_ALL && in imr_is_enabled() 93 imr->wmask == IMR_WRITE_ACCESS_ALL && in imr_is_enabled() 94 imr_to_phys(imr->addr_lo) == 0 && in imr_is_enabled() 95 imr_to_phys(imr->addr_hi) == 0); in imr_is_enabled() 108 static int imr_read(struct imr_device *idev, u32 imr_id, struct imr_regs *imr) in imr_read() argument 113 ret = iosf_mbi_read(QRK_MBI_UNIT_MM, MBI_REG_READ, reg++, &imr->addr_lo); in imr_read() 117 ret = iosf_mbi_read(QRK_MBI_UNIT_MM, MBI_REG_READ, reg++, &imr->addr_hi); in imr_read() 121 ret = iosf_mbi_read(QRK_MBI_UNIT_MM, MBI_REG_READ, reg++, &imr->rmask); in imr_read() 125 return iosf_mbi_read(QRK_MBI_UNIT_MM, MBI_REG_READ, reg++, &imr->wmask); in imr_read() [all …]
|
D | Makefile | 1 obj-$(CONFIG_INTEL_IMR) += imr.o
|
/arch/m68k/coldfire/ |
D | intc.c | 47 u16 imr; in mcf_setimr() local 48 imr = __raw_readw(MCFSIM_IMR); in mcf_setimr() 49 __raw_writew(imr | (0x1 << index), MCFSIM_IMR); in mcf_setimr() 54 u16 imr; in mcf_clrimr() local 55 imr = __raw_readw(MCFSIM_IMR); in mcf_clrimr() 56 __raw_writew(imr & ~(0x1 << index), MCFSIM_IMR); in mcf_clrimr() 61 u16 imr; in mcf_maskimr() local 62 imr = __raw_readw(MCFSIM_IMR); in mcf_maskimr() 63 imr |= mask; in mcf_maskimr() 64 __raw_writew(imr, MCFSIM_IMR); in mcf_maskimr() [all …]
|
D | intc-525x.c | 23 u32 imr = readl(MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_mask() local 28 imr &= ~(0x001 << irq); in intc2_irq_gpio_mask() 30 imr &= ~(0x100 << irq); in intc2_irq_gpio_mask() 31 writel(imr, MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_mask() 36 u32 imr = readl(MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_unmask() local 41 imr |= (0x001 << irq); in intc2_irq_gpio_unmask() 43 imr |= (0x100 << irq); in intc2_irq_gpio_unmask() 44 writel(imr, MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_unmask() 49 u32 imr = 0; in intc2_irq_gpio_ack() local 54 imr |= (0x001 << irq); in intc2_irq_gpio_ack() [all …]
|
D | intc-5249.c | 22 u32 imr; in intc2_irq_gpio_mask() local 23 imr = readl(MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_mask() 24 imr &= ~(0x1 << (d->irq - MCF_IRQ_GPIO0)); in intc2_irq_gpio_mask() 25 writel(imr, MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_mask() 30 u32 imr; in intc2_irq_gpio_unmask() local 31 imr = readl(MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_unmask() 32 imr |= (0x1 << (d->irq - MCF_IRQ_GPIO0)); in intc2_irq_gpio_unmask() 33 writel(imr, MCFSIM2_GPIOINTENABLE); in intc2_irq_gpio_unmask()
|
/arch/frv/kernel/ |
D | irq-mb93093.c | 39 uint16_t imr = __get_IMR(); in frv_fpga_mask() local 41 imr |= 1 << (d->irq - IRQ_BASE_FPGA); in frv_fpga_mask() 42 __set_IMR(imr); in frv_fpga_mask() 52 uint16_t imr = __get_IMR(); in frv_fpga_mask_ack() local 54 imr |= 1 << (d->irq - IRQ_BASE_FPGA); in frv_fpga_mask_ack() 55 __set_IMR(imr); in frv_fpga_mask_ack() 62 uint16_t imr = __get_IMR(); in frv_fpga_unmask() local 64 imr &= ~(1 << (d->irq - IRQ_BASE_FPGA)); in frv_fpga_unmask() 66 __set_IMR(imr); in frv_fpga_unmask() 82 uint16_t imr, mask = (unsigned long) _mask; in fpga_interrupt() local [all …]
|
D | irq-mb93091.c | 40 uint16_t imr = __get_IMR(); in frv_fpga_mask() local 42 imr |= 1 << (d->irq - IRQ_BASE_FPGA); in frv_fpga_mask() 44 __set_IMR(imr); in frv_fpga_mask() 54 uint16_t imr = __get_IMR(); in frv_fpga_mask_ack() local 56 imr |= 1 << (d->irq - IRQ_BASE_FPGA); in frv_fpga_mask_ack() 57 __set_IMR(imr); in frv_fpga_mask_ack() 64 uint16_t imr = __get_IMR(); in frv_fpga_unmask() local 66 imr &= ~(1 << (d->irq - IRQ_BASE_FPGA)); in frv_fpga_unmask() 68 __set_IMR(imr); in frv_fpga_unmask() 84 uint16_t imr, mask = (unsigned long) _mask; in fpga_interrupt() local [all …]
|
/arch/mips/kernel/ |
D | irq_txx9.c | 28 u32 imr; member 77 __raw_writel(0, &txx9_ircptr->imr); in txx9_irq_unmask() 78 __raw_writel(irc_elevel, &txx9_ircptr->imr); in txx9_irq_unmask() 93 __raw_writel(0, &txx9_ircptr->imr); in txx9_irq_mask() 94 __raw_writel(irc_elevel, &txx9_ircptr->imr); in txx9_irq_mask() 162 __raw_writel(0, &txx9_ircptr->imr); in txx9_irq_init() 170 __raw_writel(irc_elevel, &txx9_ircptr->imr); in txx9_irq_init()
|
/arch/m68k/include/asm/ |
D | mcfintc.h | 78 static inline void mcf_mapirq2imr(int irq, int imr) in mcf_mapirq2imr() argument 80 mcf_irq2imr[irq] = imr; in mcf_mapirq2imr()
|
/arch/x86/kvm/ |
D | i8259.c | 117 return (s->imr & mask) ? -1 : ret; in pic_set_irq1() 142 mask = s->irr & ~s->imr; in pic_get_irq() 203 s->pics[irq >> 3].imr, ret == 0); in kvm_pic_set_irq() 285 s->imr = 0; in kvm_pic_reset() 372 u8 imr_diff = s->imr ^ val, in pic_ioport_write() 374 s->imr = val; in pic_ioport_write() 381 !!(s->imr & (1 << irq))); in pic_ioport_write() 443 ret = s->imr; in pic_ioport_read()
|
D | irq.h | 44 u8 imr; /* interrupt mask register */ member
|
D | trace.h | 379 TP_PROTO(__u8 chip, __u8 pin, __u8 elcr, __u8 imr, bool coalesced), 380 TP_ARGS(chip, pin, elcr, imr, coalesced), 386 __field( __u8, imr ) 394 __entry->imr = imr; 401 (__entry->imr & (1 << __entry->pin)) ? "|masked":"",
|
/arch/powerpc/include/asm/ |
D | mpc52xx_psc.h | 184 u16 imr; member 187 #define mpc52xx_psc_imr isr_imr.imr 330 u16 imr; /* PSC + 0x24 */ member
|
/arch/avr32/mach-at32ap/ |
D | pio.c | 339 u32 psr, osr, imr, pdsr, pusr, ifsr, mdsr; in pio_bank_show() local 346 imr = pio_readl(pio, IMR); in pio_bank_show() 358 if (!label && (imr & mask)) in pio_bank_show() 373 if (imr & mask) in pio_bank_show()
|
/arch/powerpc/sysdev/ |
D | fsl_rmu.c | 120 u32 imr; member 901 out_be32(&rmu->msg_regs->imr, 0x001b0060); in fsl_open_inb_mbox() 904 setbits32(&rmu->msg_regs->imr, (get_bitmask_order(entries) - 2) << 12); in fsl_open_inb_mbox() 907 setbits32(&rmu->msg_regs->imr, 0x1); in fsl_open_inb_mbox() 927 out_be32(&rmu->msg_regs->imr, 0); in fsl_close_inb_mbox() 1010 setbits32(&rmu->msg_regs->imr, RIO_MSG_IMR_MI); in fsl_get_inb_message()
|
/arch/mips/include/asm/mach-pmcs-msp71xx/ |
D | msp_usb.h | 64 u32 imr; /* 0x4: Interrupt mask */ member
|
/arch/x86/include/uapi/asm/ |
D | kvm.h | 63 __u8 imr; /* interrupt mask register */ member
|