Home
last modified time | relevance | path

Searched refs:pebs (Results 1 – 5 of 5) sorted by relevance

/arch/x86/events/intel/
Dds.c315 if (!x86_pmu.pebs) in alloc_pebs_buffer()
349 if (!ds || !x86_pmu.pebs) in release_pebs_buffer()
424 if (!x86_pmu.bts && !x86_pmu.pebs) in release_ds_buffers()
447 if (!x86_pmu.bts && !x86_pmu.pebs) in reserve_ds_buffers()
453 if (!x86_pmu.pebs) in reserve_ds_buffers()
491 if (x86_pmu.pebs && !pebs_err) in reserve_ds_buffers()
1072 static inline u64 intel_hsw_weight(struct pebs_record_skl *pebs) in intel_hsw_weight() argument
1074 if (pebs->tsx_tuning) { in intel_hsw_weight()
1075 union hsw_tsx_tuning tsx = { .value = pebs->tsx_tuning }; in intel_hsw_weight()
1081 static inline u64 intel_hsw_transaction(struct pebs_record_skl *pebs) in intel_hsw_transaction() argument
[all …]
Dp4.c36 #define P4_GEN_PEBS_BIND(name, pebs, vert) \ argument
38 .metric_pebs = pebs | P4_PEBS_ENABLE_UOP_TAG, \
Dcore.c3352 x86_pmu.pebs = 0; in intel_clovertown_quirk()
/arch/x86/events/
Dcore.c1279 u64 pebs, debugctl; in perf_event_print_debug() local
1304 rdmsrl(MSR_IA32_PEBS_ENABLE, pebs); in perf_event_print_debug()
1305 pr_info("CPU#%d: pebs: %016llx\n", cpu, pebs); in perf_event_print_debug()
Dperf_event.h587 pebs :1, member