Home
last modified time | relevance | path

Searched refs:r28 (Results 1 – 25 of 83) sorted by relevance

1234

/arch/parisc/kernel/
Dpacache.S91 copy %arg0, %r28 /* Init base addr */
100 pitlbe %r0(%sr1, %r28)
101 pitlbe,m %arg1(%sr1, %r28) /* Last pitlbe and addr adjust */
105 movb,tr %arg0, %r28, fitmanyloop /* Re-init base addr */
110 copy %arg0, %r28 /* init base addr */
115 pitlbe,m %arg1(%sr1, %r28) /* pitlbe for one loop */
134 copy %arg0, %r28 /* Init base addr */
143 pdtlbe %r0(%sr1, %r28)
144 pdtlbe,m %arg1(%sr1, %r28) /* Last pdtlbe and addr adjust */
148 movb,tr %arg0, %r28, fdtmanyloop /* Re-init base addr */
[all …]
Dsyscall.S189 STREG %r28, TASK_PT_GR28(%r1) /* return value 0 */
264 ldo -ENOSYS(%r0),%r28 /* set errno */
339 LDREG TASK_PT_GR28(%r1), %r28 /* Restore return value */
372 ldo -ENOSYS(%r0),%r28 /* set errno */
385 STREG %r28,TASK_PT_GR28(%r1) /* save return value now */
388 LDREG TASK_PT_GR28(%r1), %r28 /* Restore return val. */
486 ldo R%lws_table(%r1), %r28 /* Scratch use of r28 */
487 LDREGX %r20(%sr2,r28), %r21 /* Scratch use of r21 */
565 ldo R%lws_lock_start(%r20), %r28
574 add %r20, %r28, %r20
[all …]
Dreal2.S130 load32 PA(save_cr_space), %r28
131 PUSH_CR(%cr24, %r28)
132 PUSH_CR(%cr25, %r28)
133 PUSH_CR(%cr26, %r28)
134 PUSH_CR(%cr27, %r28)
135 PUSH_CR(%cr28, %r28)
136 PUSH_CR(%cr29, %r28)
137 PUSH_CR(%cr30, %r28)
138 PUSH_CR(%cr31, %r28)
139 PUSH_CR(%cr15, %r28)
[all …]
/arch/ia64/hp/sim/boot/
Dboot_head.S49 mov r28=in0
63 cmp.gtu p6,p7=r9,r28 /* r28 <= 255? */
68 cmp.gtu p6,p7=r9,r28
71 static: cmp.eq p6,p7=PAL_PTCE_INFO,r28
79 1: cmp.eq p6,p7=PAL_FREQ_RATIOS,r28
86 1: cmp.eq p6,p7=PAL_RSE_INFO,r28
93 1: cmp.eq p6,p7=PAL_CACHE_FLUSH,r28 /* PAL_CACHE_FLUSH */
111 1: cmp.eq p6,p7=PAL_PERF_MON_INFO,r28
147 1: cmp.eq p6,p7=PAL_VM_SUMMARY,r28
156 1: cmp.eq p6,p7=PAL_MEM_ATTRIB,r28
/arch/microblaze/lib/
Ddivsi3.S17 swi r28, r1, 0
25 xor r28, r5, r6 /* get the sign of the result */
57 bgei r28, return_here
65 lwi r28, r1, 0
Dmodsi3.S19 swi r28, r1, 0
28 add r28, r5, r0
57 bgei r28, return_here
65 lwi r28, r1, 0
/arch/tile/kernel/
Dintvec_32.S423 push_reg r28, r52
625 PTREGS_PTR(r28, PTREGS_OFFSET_PC)
661 lw r27, r28
684 sw r28, r24
689 lw r27, r28
719 sw r28, r24
726 lw r27, r28
810 addli r28, r29, THREAD_INFO_FLAGS_OFFSET
812 lw r28, r28
816 andi r28, r28, _TIF_NEED_RESCHED
[all …]
Dintvec_64.S622 push_reg r28, r52
840 addli r28, r29, THREAD_INFO_FLAGS_OFFSET
842 ld r28, r28
846 andi r28, r28, _TIF_NEED_RESCHED
849 beqzt r28, 1f
865 ld r28, r29
872 cmpeq r27, r27, r28
876 addi r28, r28, 8
878 st r29, r28
1084 move r28, zero
[all …]
/arch/arc/kernel/
Dstacktrace.c63 frame_info->regs.r28 = sp; in seed_unwind_frame_info()
77 frame_info->regs.r28 = TSK_K_ESP(tsk); in seed_unwind_frame_info()
91 frame_info->regs.r28 += 60; in seed_unwind_frame_info()
102 frame_info->regs.r28 = regs->sp; in seed_unwind_frame_info()
/arch/score/kernel/
Dentry.S108 lw r16, [r28, TI_REGS]
109 sw r0, [r28, TI_REGS]
245 sw r16, [r28, TI_REGS]
254 lw r6, [r28, TI_FLAGS] # current->work
265 lw r8, [r28, TI_PRE_COUNT]
269 lw r8, [r28, TI_FLAGS]
272 lw r8, [r28, PT_PSR] # Interrupts off?
294 lw r6, [r28, TI_FLAGS] # current->work
309 lw r6, [r28, TI_FLAGS]
383 mv r28, r6
[all …]
Dhead.S47 2: la r28, init_thread_union /* set kernel stack. */
48 mv r0, r28
/arch/arc/include/asm/
Dunwind.h45 unsigned long r28; /* sp */ member
59 #define UNW_SP(frame) ((frame)->regs.r28)
104 PTREGS_INFO(r28), \
/arch/tile/lib/
Datomic_asm_32.S92 addi r28, r0, 4
96 lw r23, r28
115 sw r28, r25
/arch/score/include/asm/
Dasmmacro.h56 sw r28, [r0, PT_R28]
58 orri r28, r0, 0x1fff
60 xor r28, r28, r31
151 lw r28, [r0, PT_R28]
/arch/ia64/kernel/
Dentry.h66 movl r28=1f; \
70 mov.ret.sptk b7=r28,1f; \
76 movl r28=1f; \
79 mov.ret.sptk b7=r28,1f; \
Divt.S152 shr.u r28=r22,PUD_SHIFT // shift pud index into position
161 dep r28=r28,r17,3,(PAGE_SHIFT-3) // r28=pud_offset(pgd,addr)
164 (p7) ld8 r29=[r28] // get *pud (may be 0)
228 ld8 r19=[r28] // read *pud again
547 mov r28=ar.ccv // save ar.ccv
574 mov ar.ccv=r28
613 mov r28=ar.ccv // save ar.ccv
640 mov ar.ccv=r28
668 mov r28=ar.ccv // save ar.ccv
693 mov ar.ccv=r28
[all …]
Dpal.S61 mov r28 = in0
105 mov r28 = in0 // Index MUST be copied to r28
153 mov r28 = in0 // copy procedure index
213 mov r28 = in0 // copy procedure index
/arch/openrisc/kernel/
Dhead.S481 CLEAR_GPR(r28)
504 tophys(r28,r24)
509 l.sw (0)(r28),r0
510 l.sfltu r28,r30
512 l.addi r28,r28,4
548 l.movhi r28,hi(SPR_SR_DME | SPR_SR_IME)
549 l.ori r28,r28,lo(SPR_SR_DME | SPR_SR_IME)
550 l.or r30,r30,r28
617 CLEAR_GPR(r28)
659 l.srli r28,r26,7
[all …]
/arch/powerpc/lib/
Dmemcmp_64.S21 #define rE r28
93 std r28,-32(r1)
186 ld r28,-32(r1)
232 ld r28,-32(r1)
/arch/alpha/include/uapi/asm/
Dptrace.h38 unsigned long r28; member
/arch/powerpc/boot/
Dppc_asm.h57 #define r28 28 macro
/arch/ia64/lib/
Dmemcpy_mck.S57 #define t13 r28
75 and r28=0x7,in0
86 and r28=0x7,in0
95 cmp.ne p13,p0=0,r28 // check dest alignment
98 sub r30=8,r28 // for .align_dest
340 shl r28=r30, LOOP_SIZE // jmp_table thread
343 add r29=r29,r28 // jmp_table thread
359 (p6) shr.u r28=r37,r25
364 (p6) or r21=r28,r27
488 cmp.eq p6,p7=r28,r29
[all …]
/arch/hexagon/include/uapi/asm/
Duser.h41 unsigned long r28; member
/arch/powerpc/crypto/
Daes-spe-regs.h39 #define rG0 r28 /* endian reversed tweak (XTS mode) */
/arch/parisc/include/asm/
Dasmregs.h30 ret0: .reg %r28
74 r28: .reg %r28

1234