Home
last modified time | relevance | path

Searched refs:CACHE_FLUSH_AND_INV_EVENT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/msm/adreno/
Dadreno_pm4.xml.h63 CACHE_FLUSH_AND_INV_EVENT = 22, enumerator
/drivers/gpu/drm/radeon/
Dnid.h518 # define CACHE_FLUSH_AND_INV_EVENT (0x16 << 0) macro
Dsid.h1392 # define CACHE_FLUSH_AND_INV_EVENT (22 << 0) macro
Dcikd.h1583 # define CACHE_FLUSH_AND_INV_EVENT (22 << 0) macro
Dr600d.h571 # define CACHE_FLUSH_AND_INV_EVENT (0x16 << 0) macro
Dr600.c2900 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT) | EVENT_INDEX(0)); in r600_fence_ring_emit()
/drivers/gpu/drm/amd/include/asic_reg/si/
Dsid.h1456 # define CACHE_FLUSH_AND_INV_EVENT (22 << 0) macro
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_enum.h4796 CACHE_FLUSH_AND_INV_EVENT = 0x16, enumerator
Dgfx_8_1_enum.h5348 CACHE_FLUSH_AND_INV_EVENT = 0x16, enumerator
Dgfx_8_0_enum.h5279 CACHE_FLUSH_AND_INV_EVENT = 0x16, enumerator