Home
last modified time | relevance | path

Searched refs:CLIP_VTX_REORDER_ENA (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/radeon/
Drv770d.h483 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Dnid.h358 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Dsid.h1083 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Dcikd.h1146 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Drv770.c1597 WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA | in rv770_gpu_init()
Devergreend.h978 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Dr600d.h375 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
Dni.c1251 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); in cayman_gpu_init()
Dr600.c2380 WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA | in r600_gpu_init()
Devergreen.c3796 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); in evergreen_gpu_init()
Dsi.c3346 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); in si_gpu_init()
Dcik.c3442 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); in cik_gpu_init()
/drivers/gpu/drm/amd/include/asic_reg/si/
Dsid.h1082 #define CLIP_VTX_REORDER_ENA (1 << 0) macro
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c1366 WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); in gfx_v6_0_gpu_init()