Home
last modified time | relevance | path

Searched refs:COMPOSITE_NODIV (Results 1 – 7 of 7) sorted by relevance

/drivers/clk/rockchip/
Dclk-rk3036.c232 COMPOSITE_NODIV(SCLK_TIMER0, "sclk_timer0", mux_timer_p, CLK_IGNORE_UNUSED,
235 COMPOSITE_NODIV(SCLK_TIMER1, "sclk_timer1", mux_timer_p, CLK_IGNORE_UNUSED,
238 COMPOSITE_NODIV(SCLK_TIMER2, "sclk_timer2", mux_timer_p, CLK_IGNORE_UNUSED,
241 COMPOSITE_NODIV(SCLK_TIMER3, "sclk_timer3", mux_timer_p, CLK_IGNORE_UNUSED,
289 COMPOSITE_NODIV(0, "sclk_sdmmc_src", mux_mmc_src_p, 0,
295 COMPOSITE_NODIV(0, "sclk_sdio_src", mux_mmc_src_p, 0,
321 COMPOSITE_NODIV(SCLK_I2S_OUT, "i2s_clkout", mux_i2s_clkout_p, 0,
Dclk-rk3368.c380 COMPOSITE_NODIV(SCLK_I2S_8CH_OUT, "i2s_8ch_clkout", mux_i2s_8ch_clkout_p, 0,
482 COMPOSITE_NODIV(0, "vip_src", mux_pll_src_cpll_gpll_p, 0,
488 COMPOSITE_NODIV(SCLK_EDP_24M, "sclk_edp_24m", mux_edp_24m_p, 0,
644 COMPOSITE_NODIV(0, "hsic_usbphy_480m", mux_hsic_usbphy480m_p, 0,
647 COMPOSITE_NODIV(SCLK_HSICPHY480M, "sclk_hsicphy480m", mux_hsicphy480m_p, 0,
Dclk-rk3288.c348 COMPOSITE_NODIV(SCLK_I2S0_OUT, "i2s0_clkout", mux_i2s_clkout_p, 0,
437 COMPOSITE_NODIV(SCLK_EDP_24M, "sclk_edp_24m", mux_edp_24m_p, 0,
469 COMPOSITE_NODIV(0, "vip_src", mux_pll_src_cpll_gpll_p, 0,
633 COMPOSITE_NODIV(SCLK_USBPHY480M_SRC, "usbphy480m_src", mux_usbphy480m_p, 0,
636 COMPOSITE_NODIV(SCLK_HSICPHY480M, "sclk_hsicphy480m", mux_hsicphy480m_p, 0,
Dclk-rk3228.c376 COMPOSITE_NODIV(0, "sclk_sdio_src", mux_mmc_src_p, 0,
382 COMPOSITE_NODIV(0, "sclk_emmc_src", mux_mmc_src_p, 0,
426 COMPOSITE_NODIV(SCLK_I2S_OUT, "i2s_out", mux_i2s_out_p, 0,
Dclk-rk3399.c423 COMPOSITE_NODIV(SCLK_HSICPHY, "clk_hsicphy", mux_pll_src_cpll_gpll_npll_usbphy480m_p, 0,
631 COMPOSITE_NODIV(SCLK_I2S_8CH_OUT, "clk_i2sout", mux_i2sout_p, CLK_SET_RATE_PARENT,
1264 COMPOSITE_NODIV(0, "clk_cifout_src", mux_pll_src_cpll_gpll_npll_p, 0,
Dclk.h398 #define COMPOSITE_NODIV(_id, cname, pnames, f, mo, ms, mw, mf, \ macro
Dclk-rk3188.c722 COMPOSITE_NODIV(0, "sclk_hsicphy_480m", mux_hsicphy_p, 0,