Home
last modified time | relevance | path

Searched refs:CSR20 (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/amd/
Dariadne.h80 #define CSR20 0x1400 /* Current Transmit Buffer Address */ macro
/drivers/net/wireless/ralink/rt2x00/
Drt2400pci.c528 rt2x00mmio_register_read(rt2x00dev, CSR20, &reg); in rt2400pci_config_ps()
536 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2400pci_config_ps()
539 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2400pci_config_ps()
541 rt2x00mmio_register_read(rt2x00dev, CSR20, &reg); in rt2400pci_config_ps()
543 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2400pci_config_ps()
Drt2500pci.c576 rt2x00mmio_register_read(rt2x00dev, CSR20, &reg); in rt2500pci_config_ps()
584 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2500pci_config_ps()
587 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2500pci_config_ps()
589 rt2x00mmio_register_read(rt2x00dev, CSR20, &reg); in rt2500pci_config_ps()
591 rt2x00mmio_register_write(rt2x00dev, CSR20, reg); in rt2500pci_config_ps()
Drt2400pci.h266 #define CSR20 0x0050 macro
Drt2500pci.h343 #define CSR20 0x0050 macro
/drivers/net/ethernet/dec/tulip/
Dtulip.h124 CSR20 = 0x90, enumerator
Dtulip_core.c1901 tmp = ioread32(ioaddr + CSR20); in tulip_resume()
1903 iowrite32(tmp, ioaddr + CSR20); in tulip_resume()