Home
last modified time | relevance | path

Searched refs:CurrentChannelBW (Results 1 – 12 of 12) sorted by relevance

/drivers/staging/rtl8188eu/hal/
Drf.c144 if (adapt->HalData->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in getpowerbase88e()
207 else if (hal_data->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in get_rx_power_val_by_reg()
210 if (hal_data->CurrentChannelBW == HT_CHANNEL_WIDTH_40) in get_rx_power_val_by_reg()
Dphy.c228 switch (hal_data->CurrentChannelBW) { in phy_set_bw_mode_callback()
245 switch (hal_data->CurrentChannelBW) { in phy_set_bw_mode_callback()
269 rtl88eu_phy_rf6052_set_bandwidth(adapt, hal_data->CurrentChannelBW); in phy_set_bw_mode_callback()
276 enum ht_channel_width tmp_bw = hal_data->CurrentChannelBW; in rtw_hal_set_bwmode()
278 hal_data->CurrentChannelBW = bandwidth; in rtw_hal_set_bwmode()
284 hal_data->CurrentChannelBW = tmp_bw; in rtw_hal_set_bwmode()
Drtl8188e_dm.c109 dm_odm->pBandWidth = (u8 *)&hal_data->CurrentChannelBW; in Update_ODM_ComInfo_88E()
/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c371 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in _rtl92e_dm_check_rate_adaptive()
386 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
390 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
394 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in _rtl92e_dm_check_rate_adaptive()
464 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 || in _rtl92e_dm_bandwidth_autoswitch()
771 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in _rtl92e_dm_tx_power_tracking_callback_tssi()
896 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_tx_power_tracking_cb_thermal()
1407 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1444 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1475 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) in _rtl92e_dm_ctrl_initgain_byrssi_highpwr()
[all …]
Dr8192E_phy.c1062 switch (priv->CurrentChannelBW) { in _rtl92e_cck_tx_power_track_bw_switch_tssi()
1133 switch (priv->CurrentChannelBW) { in _rtl92e_cck_tx_power_track_bw_switch_thermal()
1171 priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 ? in _rtl92e_set_bw_mode_work_item()
1185 switch (priv->CurrentChannelBW) { in _rtl92e_set_bw_mode_work_item()
1198 priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1202 switch (priv->CurrentChannelBW) { in _rtl92e_set_bw_mode_work_item()
1239 priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1249 rtl92e_set_bandwidth(dev, priv->CurrentChannelBW); in _rtl92e_set_bw_mode_work_item()
1282 priv->CurrentChannelBW = Bandwidth; in rtl92e_set_bw_mode()
Dr8192E_dev.c1219 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20_40) { in rtl92e_fill_tx_desc()
2295 && (((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2297 || ((priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2302 } else if ((((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
2304 ((priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) && in rtl92e_is_rx_stuck()
Drtl_core.h354 enum ht_channel_width CurrentChannelBW; member
/drivers/staging/rtl8192u/
Dr819xU_phy.c1510 priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20?"20MHz":"40MHz"); in rtl8192_SetBWModeWorkItem()
1521 switch (priv->CurrentChannelBW) { in rtl8192_SetBWModeWorkItem()
1537 priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1542 switch (priv->CurrentChannelBW) { in rtl8192_SetBWModeWorkItem()
1607 priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1618 PHY_SetRF8225Bandwidth(Adapter, pHalData->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1623 PHY_SetRF8256Bandwidth(dev, priv->CurrentChannelBW); in rtl8192_SetBWModeWorkItem()
1661 priv->CurrentChannelBW = bandwidth; in rtl8192_SetBWMode()
Dr8192U_dm.c335 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_check_rate_adaptive()
355 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
359 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
363 LowRSSIThreshForRA = (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) ? in dm_check_rate_adaptive()
444 …if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 || !priv->ieee80211->bandwidth_auto_switch.bauto… in dm_bandwidth_autoswitch()
624 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20) in dm_TXPowerTrackingCallback_TSSI()
737 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) /* 40M */ in dm_TXPowerTrackingCallback_ThermalMeter()
1877 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1936 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
2010 if (priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20) { in dm_ctrl_initgain_byrssi_highpwr()
[all …]
Dr8192U.h988 HT_CHANNEL_WIDTH CurrentChannelBW; member
Dr8192U_core.c1565 if (priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20_40) { in rtl8192_tx()
3124 …((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb >= RateAdaptive… in HalRxCheckStuck819xUsb()
3125 …(priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb >= RateAdaptiveT… in HalRxCheckStuck819xUsb()
3130 …} else if (((priv->CurrentChannelBW != HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb < Ra… in HalRxCheckStuck819xUsb()
3131 …(priv->CurrentChannelBW == HT_CHANNEL_WIDTH_20 && priv->undecorated_smoothed_pwdb < RateAdaptiveTH… in HalRxCheckStuck819xUsb()
/drivers/staging/rtl8188eu/include/
Drtl8188e_hal.h197 enum ht_channel_width CurrentChannelBW; member