Home
last modified time | relevance | path

Searched refs:DATA_SEL (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dvid.h248 #define DATA_SEL(x) ((x) << 29) macro
Dcikd.h361 #define DATA_SEL(x) ((x) << 29) macro
Dgfx_v7_0.c2151 DATA_SEL(1) | INT_SEL(0)); in gfx_v7_0_ring_emit_fence_gfx()
2163 DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v7_0_ring_emit_fence_gfx()
2190 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v7_0_ring_emit_fence_compute()
Dgfx_v6_0.c1478 DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v6_0_ring_emit_fence()
Dgfx_v8_0.c6220 DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_gfx()
6324 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_compute()
/drivers/gpu/drm/radeon/
Dnid.h1249 #define DATA_SEL(x) ((x) << 29) macro
Dsid.h1763 #define DATA_SEL(x) ((x) << 29) macro
Dcikd.h1837 #define DATA_SEL(x) ((x) << 29) macro
Dr600d.h1674 #define DATA_SEL(x) ((x) << 29) macro
Dni.c1424 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in cayman_fence_ring_emit()
Dcik.c3596 DATA_SEL(1) | INT_SEL(0)); in cik_fence_gfx_ring_emit()
3607 radeon_ring_write(ring, (upper_32_bits(addr) & 0xffff) | DATA_SEL(1) | INT_SEL(2)); in cik_fence_gfx_ring_emit()
3633 radeon_ring_write(ring, DATA_SEL(1) | INT_SEL(2)); in cik_fence_compute_ring_emit()
Dr600.c2889 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in r600_fence_ring_emit()
Dsi.c3388 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in si_fence_ring_emit()
/drivers/gpu/drm/amd/include/asic_reg/si/
Dsid.h1826 #define DATA_SEL(x) ((x) << 29) macro