Home
last modified time | relevance | path

Searched refs:DCIO_GSL2_TIMING_SYNC_SEL_PIPE (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_10_0_enum.h333 DCIO_GSL2_TIMING_SYNC_SEL_PIPE = 0x0, enumerator
Ddce_11_0_enum.h1102 DCIO_GSL2_TIMING_SYNC_SEL_PIPE = 0x0, enumerator
Ddce_11_2_enum.h1501 DCIO_GSL2_TIMING_SYNC_SEL_PIPE = 0x0, enumerator