Home
last modified time | relevance | path

Searched refs:DC_HPDx_INT_EN (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/radeon/
Dr600.c3788 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3789 hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3790 hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3791 hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3793 hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3794 hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3802 hpd1 = RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3803 hpd2 = RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3804 hpd3 = RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL) & ~DC_HPDx_INT_EN; in r600_irq_set()
3846 hpd1 |= DC_HPDx_INT_EN; in r600_irq_set()
[all …]
Devergreen.c4632 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4633 hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4634 hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4635 hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4636 hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4637 hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in evergreen_irq_set()
4726 hpd1 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in evergreen_irq_set()
4730 hpd2 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in evergreen_irq_set()
4734 hpd3 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in evergreen_irq_set()
4738 hpd4 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in evergreen_irq_set()
[all …]
Dsi.c6096 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6097 hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6098 hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6099 hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6100 hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6101 hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in si_irq_set()
6164 hpd1 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in si_irq_set()
6168 hpd2 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in si_irq_set()
6172 hpd3 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in si_irq_set()
6176 hpd4 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in si_irq_set()
[all …]
Dcik.c7112 hpd1 = RREG32(DC_HPD1_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7113 hpd2 = RREG32(DC_HPD2_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7114 hpd3 = RREG32(DC_HPD3_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7115 hpd4 = RREG32(DC_HPD4_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7116 hpd5 = RREG32(DC_HPD5_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7117 hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in cik_irq_set()
7204 hpd1 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in cik_irq_set()
7208 hpd2 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in cik_irq_set()
7212 hpd3 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in cik_irq_set()
7216 hpd4 |= DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN; in cik_irq_set()
[all …]
Dsid.h888 # define DC_HPDx_INT_EN (1 << 16) macro
Dcikd.h964 # define DC_HPDx_INT_EN (1 << 16) macro
Devergreend.h1354 # define DC_HPDx_INT_EN (1 << 16) macro
Dr600d.h865 # define DC_HPDx_INT_EN (1 << 16) macro
/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c434 dc_hpd_int_cntl &= ~DC_HPDx_INT_EN; in dce_v6_0_hpd_init()
2611 dc_hpd_int_cntl &= ~(DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in dce_v6_0_set_hpd_interrupt_state()
2616 dc_hpd_int_cntl |= (DC_HPDx_INT_EN | DC_HPDx_RX_INT_EN); in dce_v6_0_set_hpd_interrupt_state()
/drivers/gpu/drm/amd/include/asic_reg/si/
Dsid.h892 # define DC_HPDx_INT_EN (1 << 16) macro