Home
last modified time | relevance | path

Searched refs:EFFECTIVE_L2_QUEUE_SIZE (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dgmc_v6_0.c400 EFFECTIVE_L2_QUEUE_SIZE(7) | in gmc_v6_0_gart_enable()
501 EFFECTIVE_L2_QUEUE_SIZE(7) | in gmc_v6_0_gart_disable()
Dgmc_v7_0.c513 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7); in gmc_v7_0_gart_enable()
Dgmc_v8_0.c622 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7); in gmc_v8_0_gart_enable()
/drivers/gpu/drm/radeon/
Drv770.c908 EFFECTIVE_L2_QUEUE_SIZE(7)); in rv770_pcie_gart_enable()
954 EFFECTIVE_L2_QUEUE_SIZE(7)); in rv770_pcie_gart_disable()
985 EFFECTIVE_L2_QUEUE_SIZE(7)); in rv770_agp_enable()
Drv770d.h646 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 14) macro
Dnid.h109 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 14) macro
Dni.c1302 EFFECTIVE_L2_QUEUE_SIZE(7) | in cayman_pcie_gart_enable()
1381 EFFECTIVE_L2_QUEUE_SIZE(7) | in cayman_pcie_gart_disable()
Dsid.h376 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15) macro
Dcikd.h496 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15) macro
Dr600.c1139 EFFECTIVE_L2_QUEUE_SIZE(7)); in r600_pcie_gart_enable()
1192 EFFECTIVE_L2_QUEUE_SIZE(7)); in r600_pcie_gart_disable()
1231 EFFECTIVE_L2_QUEUE_SIZE(7)); in r600_agp_enable()
Devergreen.c2514 EFFECTIVE_L2_QUEUE_SIZE(7)); in evergreen_pcie_gart_enable()
2567 EFFECTIVE_L2_QUEUE_SIZE(7)); in evergreen_pcie_gart_disable()
2597 EFFECTIVE_L2_QUEUE_SIZE(7)); in evergreen_agp_enable()
Devergreend.h1154 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 14) macro
Dr600d.h591 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 13) macro
Dsi.c4301 EFFECTIVE_L2_QUEUE_SIZE(7) | in si_pcie_gart_enable()
4387 EFFECTIVE_L2_QUEUE_SIZE(7) | in si_pcie_gart_disable()
Dcik.c5499 EFFECTIVE_L2_QUEUE_SIZE(7) | in cik_pcie_gart_enable()
5618 EFFECTIVE_L2_QUEUE_SIZE(7) | in cik_pcie_gart_disable()
/drivers/gpu/drm/amd/include/asic_reg/si/
Dsid.h378 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 15) macro