Home
last modified time | relevance | path

Searched refs:MUX_F (Results 1 – 11 of 11) sorted by relevance

/drivers/clk/zte/
Dclk.h115 #define MUX_F(_id, _name, _parent, _reg, _shift, _width, _flag, _mflag) \ macro
132 MUX_F(_id, _name, _parent, _reg, _shift, _width, 0, 0)
Dclk-zx296718.c443 MUX_F(0, "a53_mux", a53_coreclk_p, TOP_CLK_MUX0, 0, 3, CLK_SET_RATE_PARENT, 0),
452 MUX_F(0, "wdt_mux", wdt_ares_p, TOP_CLK_MUX9, 8, 1, CLK_SET_RATE_PARENT, 0),
/drivers/clk/samsung/
Dclk-exynos7.c725 MUX_F(0, "mout_sclk_spi0_user", mout_sclk_spi0_user_p,
727 MUX_F(0, "mout_sclk_spi1_user", mout_sclk_spi1_user_p,
729 MUX_F(0, "mout_sclk_spi2_user", mout_sclk_spi2_user_p,
731 MUX_F(0, "mout_sclk_spi3_user", mout_sclk_spi3_user_p,
733 MUX_F(0, "mout_sclk_spi4_user", mout_sclk_spi4_user_p,
Dclk-exynos5420.c635 MUX_F(0, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
638 MUX_F(0, "mout_kpll", mout_kpll_p, SRC_KFC, 0, 1,
763 MUX_F(CLK_MOUT_MCLK_CDREX, "mout_mclk_cdrex", mout_mclk_cdrex_p,
765 MUX_F(CLK_MOUT_BPLL, "mout_bpll", mout_bpll_p, SRC_CDREX, 0, 1,
Dclk-exynos4.c544 MUX_F(CLK_MOUT_G3D1, "mout_g3d1", sclk_evpll_p, SRC_G3D, 4, 1,
546 MUX_F(CLK_MOUT_G3D, "mout_g3d", mout_g3d_p, SRC_G3D, 8, 1,
595 MUX_F(CLK_MOUT_G3D0, "mout_g3d0", sclk_ampll_p4210, SRC_G3D, 0, 1,
672 MUX_F(CLK_MOUT_G3D0, "mout_g3d0", sclk_ampll_p4x12, SRC_G3D, 0, 1,
Dclk-exynos4415.c400 MUX_F(CLK_MOUT_CORE, "mout_core", mout_core_p, SRC_CPU, 16, 1, 0,
402 MUX_F(CLK_MOUT_APLL, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
Dclk-exynos3250.c323 MUX_F(CLK_MOUT_CORE, "mout_core", mout_core_p, SRC_CPU, 16, 1,
325 MUX_F(CLK_MOUT_APLL, "mout_apll", mout_apll_p, SRC_CPU, 0, 1,
Dclk.h156 #define MUX_F(_id, cname, pnames, o, s, w, f, mf) \ macro
Dclk-exynos5433.c3234 MUX_F(CLK_MOUT_ACLK_G3D_400, "mout_aclk_g3d_400", mout_aclk_g3d_400_p,
3236 MUX_F(CLK_MOUT_G3D_PLL, "mout_g3d_pll", mout_g3d_pll_p,
3524 MUX_F(CLK_MOUT_APOLLO_PLL, "mout_apollo_pll", mout_apollo_pll_p,
3533 MUX_F(CLK_MOUT_APOLLO, "mout_apollo", mout_apollo_p, MUX_SEL_APOLLO2,
3747 MUX_F(CLK_MOUT_ATLAS_PLL, "mout_atlas_pll", mout_atlas_pll_p,
3756 MUX_F(CLK_MOUT_ATLAS, "mout_atlas", mout_atlas_p, MUX_SEL_ATLAS2,
Dclk-s3c64xx.c191 MUX_F(0, "mout_syncmux", hclkx2_p, OTHERS, 6, 1, 0, CLK_MUX_READ_ONLY),
Dclk-s5pv210.c410 MUX_F(FIN_PLL, "fin_pll", fin_pll_p, OM_STAT, 0, 1,