Home
last modified time | relevance | path

Searched refs:P2 (Results 1 – 15 of 15) sorted by relevance

/drivers/block/paride/
Don26.c41 #define P2 w2(5);w2(7);w2(5);w2(4); macro
55 case 0: w0(1); P1; w0(r); P2; w0(0); P1; in on26_read_regr()
61 case 1: w0(1); P1; w0(r); P2; w0(0); P1; in on26_read_regr()
85 case 1: w0(1); P1; w0(r); P2; w0(0); P1; in on26_write_regr()
86 w0(val); P2; w0(val); P2; in on26_write_regr()
112 w0(2); P1; w0(8); P2; in on26_connect()
113 w0(2); P1; w0(x); P2; in on26_connect()
152 w0(2); P1; w0(0); P2; in on26_test_port()
153 w0(3); P1; w0(0); P2; in on26_test_port()
154 w0(2); P1; w0(8); P2; udelay(100); in on26_test_port()
[all …]
Ddstr.c38 #define P2 w2(5);w2(7);w2(5);w2(4); macro
55 P2; w0(r); P1; in dstr_read_regr()
82 P2; w0(r); P1; in dstr_write_regr()
121 P2; w0(0x82); P1; P3; w0(0x20); P1; in dstr_read_block()
163 P2; w0(0x82); P1; P3; w0(0x20); P1; in dstr_write_block()
Dcomm.c37 #define P2 w2(5);w2(7);w2(7);w2(5);w2(4); macro
80 case 1: w0(r); P1; w0(val); P2; in comm_write_regr()
/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dmcp77.c211 int N, M, P1, P2 = 0; in mcp77_clk_calc() local
229 P2 = P1 - 2; in mcp77_clk_calc()
236 clk->cctrl = (P2 + 1) << 16; in mcp77_clk_calc()
251 (divs + P2) <= 7) { in mcp77_clk_calc()
253 clk->sctrl = (divs + P2) << 16; in mcp77_clk_calc()
Dnv50.c380 int N, M, P1, P2; in nv50_clk_calc() local
406 out = calc_div(out, vdec, &P2); in nv50_clk_calc()
415 divsv |= P2 << 8; in nv50_clk_calc()
/drivers/usb/serial/
Dio_ionsp.h428 #define GET_TX_BUFFER_SIZE(P2) (((P2) + 1) * 64) argument
Diuu_phoenix.c425 unsigned int P2 = 0; in iuu_clk() local
489 P2 = ((P - PO) / 2) - 4; in iuu_clk()
492 PBmsb = (P2 >> 8 & 0x03); in iuu_clk()
493 PBlsb = P2 & 0xFF; in iuu_clk()
/drivers/ata/
Data_piix.c124 P2 = 2, /* port 2 */ enumerator
376 { P0, P2, P1, P3 }, /* 00b */
378 { P0, P2, IDE, IDE }, /* 10b */
393 { P0, P2, NA, NA }, /* 00b */
395 { P0, P2, IDE, IDE }, /* 10b */
405 { P0, P2, P1, P3 }, /* 00b (hardwired when in AHCI) */
407 { P0, P2, IDE, IDE }, /* 10b (IDE mode) */
431 { P0, P2, IDE, IDE }, /* 10b */
/drivers/pinctrl/aspeed/
Dpinctrl-aspeed-g5.c318 #define P2 86 macro
320 SS_PIN_DECL(P2, GPIOK6, SCL8);
326 FUNC_GROUP_DECL(I2C8, P2, R1);
711 ASPEED_PINCTRL_PIN(P2),
/drivers/net/fddi/skfp/h/
Dskfbi.h900 #define P2(a) (0x0600|((a)<<2)) /* PLC2 (r/w) (covered by the SN3) */ macro
957 #define P2_A(a) ADDR(P2(a)) /* PLC2 (r/w) (DAS) */
/drivers/net/wireless/marvell/libertas/
Dhost.h879 int8_t P2; member
891 int8_t P2; member
Dcmd.c1553 cmd.P2 = p2; in lbs_set_tpc_cfg()
1584 cmd.P2 = p2; in lbs_set_power_adapt_cfg()
/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dramgk104.c134 int N2, M2, P2; member
160 const u32 mcoef = ((--ram->P2 << 28) | (ram->N2 << 8) | ram->M2); in r1373f4_init()
982 int *N2, int *M2, int *P2) in gk104_pll_calc_hiclk() argument
991 *P2 = 1; in gk104_pll_calc_hiclk()
1027 *fN1 = (u16)((((best_err / *N2 * *P2) * (*P1 * *M1)) << 13) / crystal); in gk104_pll_calc_hiclk()
1061 &ram->N2, &ram->M2, &ram->P2); in gk104_ram_calc_xits()
/drivers/iio/pressure/
Dbmp280-core.c103 enum { P1, P2, P3, P4, P5, P6, P7, P8, P9 }; enumerator
255 ((var1 * (s64)(s16)le16_to_cpu(buf[P2])) << 12); in bmp280_compensate_press()
/drivers/video/fbdev/
DKconfig271 3DLabs Oxygen ACX aka EONtronics Picasso P2 PCI