Home
last modified time | relevance | path

Searched refs:PIDX_T5_V (Results 1 – 6 of 6) sorted by relevance

/drivers/infiniband/hw/cxgb4/
Dt4.h475 writel(PIDX_T5_V(inc) | QID_V(wq->sq.bar2_qid), in t4_ring_sq_db()
502 writel(PIDX_T5_V(inc) | QID_V(wq->rq.bar2_qid), in t4_ring_rq_db()
/drivers/scsi/csiostor/
Dcsio_wr.c88 PIDX_T5_V(flq->inc_idx / 8) | DBTYPE_F, in csio_wr_ring_fldb()
986 PIDX_T5_V(q->inc_idx) | DBTYPE_F, in csio_wr_issue()
/drivers/net/ethernet/chelsio/cxgb4vf/
Dsge.c537 val |= PIDX_T5_V(fl->pend_cred / FL_PER_EQ_UNIT); in ring_fl_db()
986 u32 val = PIDX_T5_V(n); in ring_tx_db()
/drivers/net/ethernet/chelsio/cxgb4/
Dsge.c531 val |= PIDX_T5_V(q->pend_cred / 8); in ring_fl_db()
958 u32 val = PIDX_T5_V(n); in ring_tx_db()
Dcxgb4_main.c1730 val = PIDX_T5_V(delta); in cxgb4_sync_txq_pidx()
1990 val = PIDX_T5_V(delta); in sync_txq_pidx()
2043 writel(PIDX_T5_V(pidx_inc) | QID_V(bar2_qid), in process_db_drop()
Dt4_regs.h88 #define PIDX_T5_V(x) ((x) << PIDX_T5_S) macro