Searched refs:R600_POWER_LEVEL_MEDIUM (Results 1 – 4 of 4) sorted by relevance
/drivers/gpu/drm/radeon/ |
D | rv6xx_dpm.c | 441 pi->hw.sclks[R600_POWER_LEVEL_MEDIUM] = in rv6xx_calculate_engine_speed_stepping_parameters() 447 pi->hw.medium_sclk_index = R600_POWER_LEVEL_MEDIUM; in rv6xx_calculate_engine_speed_stepping_parameters() 460 pi->hw.mclks[R600_POWER_LEVEL_MEDIUM] = in rv6xx_calculate_memory_clock_stepping_parameters() 471 pi->hw.medium_mclk_index = R600_POWER_LEVEL_MEDIUM; in rv6xx_calculate_memory_clock_stepping_parameters() 488 pi->hw.vddc[R600_POWER_LEVEL_MEDIUM] = state->medium.vddc; in rv6xx_calculate_voltage_stepping_parameters() 495 pi->hw.backbias[R600_POWER_LEVEL_MEDIUM] = in rv6xx_calculate_voltage_stepping_parameters() 502 pi->hw.pcie_gen2[R600_POWER_LEVEL_MEDIUM] = in rv6xx_calculate_voltage_stepping_parameters() 515 pi->hw.medium_vddc_index = R600_POWER_LEVEL_MEDIUM; in rv6xx_calculate_voltage_stepping_parameters() 593 pi->hw.sclks[R600_POWER_LEVEL_MEDIUM], in rv6xx_program_sclk_spread_spectrum_parameters_except_lowest_entry() 594 R600_POWER_LEVEL_MEDIUM); in rv6xx_program_sclk_spread_spectrum_parameters_except_lowest_entry() [all …]
|
D | rs780_dpm.c | 148 r600_power_level_set_voltage_index(rdev, R600_POWER_LEVEL_MEDIUM, 0); in rs780_initialize_dpm_parameters() 152 r600_power_level_set_mem_clock_index(rdev, R600_POWER_LEVEL_MEDIUM, 0); in rs780_initialize_dpm_parameters() 156 r600_power_level_set_eng_clock_index(rdev, R600_POWER_LEVEL_MEDIUM, 0); in rs780_initialize_dpm_parameters() 160 r600_power_level_set_watermark_id(rdev, R600_POWER_LEVEL_MEDIUM, R600_DISPLAY_WATERMARK_HIGH); in rs780_initialize_dpm_parameters() 165 r600_power_level_enable(rdev, R600_POWER_LEVEL_MEDIUM, false); in rs780_initialize_dpm_parameters()
|
D | r600_dpm.h | 104 R600_POWER_LEVEL_MEDIUM = 1, enumerator
|
/drivers/gpu/drm/amd/amdgpu/ |
D | r600_dpm.h | 104 R600_POWER_LEVEL_MEDIUM = 1, enumerator
|