Searched refs:SSPP_DMA0 (Results 1 – 4 of 4) sorted by relevance
/drivers/gpu/drm/msm/mdp/mdp5/ |
D | mdp5_cfg.c | 37 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 107 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 178 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 255 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4, 317 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
|
D | mdp5_ctl.c | 325 case SSPP_DMA0: return MDP5_CTL_LAYER_REG_DMA0(stage); in mdp_ctl_blend_mask() 346 case SSPP_DMA0: return MDP5_CTL_LAYER_EXT_REG_DMA0_BIT3; in mdp_ctl_blend_ext_mask() 421 case SSPP_DMA0: return MDP5_CTL_FLUSH_DMA0; in mdp_ctl_flush_mask_pipe()
|
D | mdp5_kms.c | 331 SSPP_DMA0, SSPP_DMA1, in modeset_init() enumerator
|
D | mdp5.xml.h | 66 SSPP_DMA0 = 6, enumerator 533 case SSPP_DMA0: return (mdp5_cfg->pipe_dma.base[0]); in __offset_PIPE()
|