Home
last modified time | relevance | path

Searched refs:SSPP_VIG0 (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/msm/mdp/mdp5/
Dmdp5_cfg.c36 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
106 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4, [SSPP_VIG2] = 7,
176 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
255 [SSPP_VIG0] = 1, [SSPP_DMA0] = 4,
315 [SSPP_VIG0] = 1, [SSPP_VIG1] = 4,
Dmdp5_ctl.c319 case SSPP_VIG0: return MDP5_CTL_LAYER_REG_VIG0(stage); in mdp_ctl_blend_mask()
340 case SSPP_VIG0: return MDP5_CTL_LAYER_EXT_REG_VIG0_BIT3; in mdp_ctl_blend_ext_mask()
415 case SSPP_VIG0: return MDP5_CTL_FLUSH_VIG0; in mdp_ctl_flush_mask_pipe()
Dmdp5_kms.c328 SSPP_VIG0, SSPP_VIG1, SSPP_VIG2, SSPP_VIG3, in modeset_init() enumerator
Dmdp5.xml.h60 SSPP_VIG0 = 0, enumerator
527 case SSPP_VIG0: return (mdp5_cfg->pipe_vig.base[0]); in __offset_PIPE()