Home
last modified time | relevance | path

Searched refs:UART_17158_TX_AND_FIFO_CLR (Results 1 – 4 of 4) sorted by relevance

/drivers/staging/dgnc/
Ddgnc_neo.h122 #define UART_17158_TX_AND_FIFO_CLR 0x40 /* Transmitter Holding Reg Empty */ macro
Ddgnc_neo.c571 } else if (linestatus & UART_17158_TX_AND_FIFO_CLR) { in neo_parse_lsr()
1176 if (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR)) in neo_copy_data_from_uart_to_queue()
1235 if (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR)) { in neo_copy_data_from_uart_to_queue()
1237 UART_17158_TX_AND_FIFO_CLR); in neo_copy_data_from_uart_to_queue()
/drivers/tty/serial/jsm/
Djsm_neo.c371 if (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR)) in neo_copy_data_from_uart_to_queue()
429 if (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR)) { in neo_copy_data_from_uart_to_queue()
430 linestatus &= ~(UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR); in neo_copy_data_from_uart_to_queue()
921 else if (linestatus & UART_17158_TX_AND_FIFO_CLR) { in neo_parse_lsr()
Djsm.h401 #define UART_17158_TX_AND_FIFO_CLR 0x40 /* Transmitter Holding Reg Empty */ macro