Home
last modified time | relevance | path

Searched refs:VceBootLevel (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/powerplay/smumgr/
Dfiji_smc.c1219 table->VceBootLevel = 0; in fiji_populate_smc_vce_level()
2126 case VceBootLevel: in fiji_get_offsetof()
2127 return offsetof(SMU73_Discrete_DpmTable, VceBootLevel); in fiji_get_offsetof()
2205 smu_data->smc_state_table.VceBootLevel = in fiji_update_vce_smc_table()
2208 smu_data->smc_state_table.VceBootLevel = 0; in fiji_update_vce_smc_table()
2211 offsetof(SMU73_Discrete_DpmTable, VceBootLevel); in fiji_update_vce_smc_table()
2217 mm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16; in fiji_update_vce_smc_table()
2224 (uint32_t)1 << smu_data->smc_state_table.VceBootLevel); in fiji_update_vce_smc_table()
Dpolaris10_smc.c1087 table->VceBootLevel = 0; in polaris10_populate_smc_vce_level()
2026 smu_data->smc_state_table.VceBootLevel = in polaris10_update_vce_smc_table()
2029 smu_data->smc_state_table.VceBootLevel = 0; in polaris10_update_vce_smc_table()
2032 offsetof(SMU74_Discrete_DpmTable, VceBootLevel); in polaris10_update_vce_smc_table()
2038 mm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16; in polaris10_update_vce_smc_table()
2045 (uint32_t)1 << smu_data->smc_state_table.VceBootLevel); in polaris10_update_vce_smc_table()
2175 case VceBootLevel: in polaris10_get_offsetof()
2176 return offsetof(SMU74_Discrete_DpmTable, VceBootLevel); in polaris10_get_offsetof()
Dtonga_smc.c1296 table->VceBootLevel = 0; in tonga_populate_smc_vce_level()
2652 case VceBootLevel: in tonga_get_offsetof()
2653 return offsetof(SMU72_Discrete_DpmTable, VceBootLevel); in tonga_get_offsetof()
2733 smu_data->smc_state_table.VceBootLevel = in tonga_update_vce_smc_table()
2737 offsetof(SMU72_Discrete_DpmTable, VceBootLevel); in tonga_update_vce_smc_table()
2743 mm_boot_level_value |= smu_data->smc_state_table.VceBootLevel << 16; in tonga_update_vce_smc_table()
2751 (uint32_t)1 << smu_data->smc_state_table.VceBootLevel); in tonga_update_vce_smc_table()
/drivers/gpu/drm/radeon/
Dsmu7_fusion.h241 uint8_t VceBootLevel; member
Dsmu7_discrete.h337 uint8_t VceBootLevel; member
Dcikd.h50 # define VceBootLevel(x) ((x) << 16) macro
Dci_dpm.c3605 table->VceBootLevel = 0; in ci_init_smc_table()
4109 pi->smc_state_table.VceBootLevel = ci_get_vce_boot_level(rdev); in ci_update_vce_dpm()
4112 tmp |= VceBootLevel(pi->smc_state_table.VceBootLevel); in ci_update_vce_dpm()
Dkv_dpm.c1493 offsetof(SMU7_Fusion_DpmTable, VceBootLevel), in kv_update_vce_dpm()
/drivers/gpu/drm/amd/powerplay/inc/
Dsmu7_fusion.h241 uint8_t VceBootLevel; member
Dsmumgr.h77 VceBootLevel, enumerator
Dsmu7_discrete.h337 uint8_t VceBootLevel; member
Dsmu72_discrete.h257 uint8_t VceBootLevel; member
Dsmu73_discrete.h264 uint8_t VceBootLevel; member
Dsmu74_discrete.h298 uint8_t VceBootLevel; member
/drivers/gpu/drm/amd/amdgpu/
Dci_dpm.c3742 table->VceBootLevel = 0; in ci_init_smc_table()
4248 pi->smc_state_table.VceBootLevel = ci_get_vce_boot_level(adev); in ci_update_vce_dpm()
4251 tmp |= (pi->smc_state_table.VceBootLevel << DPM_TABLE_475__VceBootLevel__SHIFT); in ci_update_vce_dpm()
Dkv_dpm.c1563 offsetof(SMU7_Fusion_DpmTable, VceBootLevel), in kv_update_vce_dpm()