Home
last modified time | relevance | path

Searched refs:_hw (Results 1 – 25 of 87) sorted by relevance

1234

/drivers/net/ethernet/intel/ixgbe/
Dixgbe_type.h105 #define IXGBE_BY_MAC(_hw, r) ((_hw)->mvals[IXGBE_CAT(r, IDX)]) argument
119 #define IXGBE_I2CCTL(_hw) IXGBE_BY_MAC((_hw), I2CCTL) argument
133 #define IXGBE_EEC(_hw) IXGBE_BY_MAC((_hw), EEC) argument
141 #define IXGBE_FLA(_hw) IXGBE_BY_MAC((_hw), FLA) argument
153 #define IXGBE_GRC(_hw) IXGBE_BY_MAC((_hw), GRC) argument
168 #define IXGBE_I2C_CLK_IN(_hw) IXGBE_BY_MAC((_hw), I2C_CLK_IN) argument
175 #define IXGBE_I2C_CLK_OUT(_hw) IXGBE_BY_MAC((_hw), I2C_CLK_OUT) argument
182 #define IXGBE_I2C_DATA_IN(_hw) IXGBE_BY_MAC((_hw), I2C_DATA_IN) argument
189 #define IXGBE_I2C_DATA_OUT(_hw) IXGBE_BY_MAC((_hw), I2C_DATA_OUT) argument
196 #define IXGBE_I2C_DATA_OE_N_EN(_hw) IXGBE_BY_MAC((_hw), I2C_DATA_OE_N_EN) argument
[all …]
/drivers/clk/qcom/
Dclk-rcg.h114 #define to_clk_rcg(_hw) container_of(to_clk_regmap(_hw), struct clk_rcg, clkr) argument
148 #define to_clk_dyn_rcg(_hw) \ argument
149 container_of(to_clk_regmap(_hw), struct clk_dyn_rcg, clkr)
173 #define to_clk_rcg2(_hw) container_of(to_clk_regmap(_hw), struct clk_rcg2, clkr) argument
Dclk-regmap.h37 #define to_clk_regmap(_hw) container_of(_hw, struct clk_regmap, hw) argument
Dclk-branch.h53 #define to_clk_branch(_hw) \ argument
54 container_of(to_clk_regmap(_hw), struct clk_branch, clkr)
Dclk-pll.h67 #define to_clk_pll(_hw) container_of(to_clk_regmap(_hw), struct clk_pll, clkr) argument
Dclk-alpha-pll.c59 #define to_clk_alpha_pll(_hw) container_of(to_clk_regmap(_hw), \ argument
62 #define to_clk_alpha_pll_postdiv(_hw) container_of(to_clk_regmap(_hw), \ argument
/drivers/clk/tegra/
Dclk.h36 #define to_clk_sync_source(_hw) \ argument
37 container_of(_hw, struct tegra_clk_sync_source, hw)
77 #define to_clk_frac_div(_hw) container_of(_hw, struct tegra_clk_frac_div, hw) argument
330 #define to_clk_pll(_hw) container_of(_hw, struct tegra_clk_pll, hw) argument
466 #define to_clk_pll_out(_hw) container_of(_hw, struct tegra_clk_pll_out, hw) argument
525 #define to_clk_periph_gate(_hw) \ argument
526 container_of(_hw, struct tegra_clk_periph_gate, hw)
583 #define to_clk_periph(_hw) container_of(_hw, struct tegra_clk_periph, hw) argument
696 #define to_clk_super_mux(_hw) container_of(_hw, struct tegra_clk_super_mux, hw) argument
/drivers/clk/meson/
Dclk-mpll.c69 #define to_meson_clk_mpll(_hw) container_of(_hw, struct meson_clk_mpll, hw) argument
Dclkc.h78 #define to_meson_clk_pll(_hw) container_of(_hw, struct meson_clk_pll, hw) argument
/drivers/clk/microchip/
Dclk-core.c102 #define clkhw_to_pbclk(_hw) container_of(_hw, struct pic32_periph_clk, hw) argument
252 #define clkhw_to_refosc(_hw) container_of(_hw, struct pic32_ref_osc, hw) argument
594 #define clkhw_to_spll(_hw) container_of(_hw, struct pic32_sys_pll, hw) argument
775 #define clkhw_to_sys_clk(_hw) container_of(_hw, struct pic32_sys_clk, hw) argument
965 #define clkhw_to_sosc(_hw) container_of(_hw, struct pic32_sec_osc, hw) argument
/drivers/clk/ingenic/
Dcgu.h201 #define to_ingenic_clk(_hw) container_of(_hw, struct ingenic_clk, hw) argument
/drivers/clk/zte/
Dclk.c20 #define to_clk_zx_pll(_hw) container_of(_hw, struct clk_zx_pll, hw) argument
21 #define to_clk_zx_audio(_hw) container_of(_hw, struct clk_zx_audio, hw) argument
/drivers/clk/spear/
Dclk-vco-pll.c65 #define to_clk_vco(_hw) container_of(_hw, struct clk_vco, hw) argument
66 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
/drivers/clk/uniphier/
Dclk-uniphier-gate.c29 #define to_uniphier_clk_gate(_hw) \ argument
30 container_of(_hw, struct uniphier_clk_gate, hw)
Dclk-uniphier-mux.c30 #define to_uniphier_clk_mux(_hw) container_of(_hw, struct uniphier_clk_mux, hw) argument
/drivers/clk/mxs/
Dclk-pll.c36 #define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw) argument
Dclk-ref.c35 #define to_clk_ref(_hw) container_of(_hw, struct clk_ref, hw) argument
/drivers/clk/rockchip/
Dclk-inverter.c30 #define to_inv_clock(_hw) container_of(_hw, struct rockchip_inv_clock, hw) argument
Dclk-mmc-phase.c30 #define to_mmc_clock(_hw) container_of(_hw, struct rockchip_mmc_clock, hw) argument
/drivers/clk/st/
Dclk-flexgen.c42 #define to_flexgen(_hw) container_of(_hw, struct flexgen, hw) argument
43 #define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw) argument
/drivers/clk/pxa/
Dclk-pxa.c37 #define to_pxa_clk(_hw) container_of(_hw, struct pxa_clk, hw) argument
/drivers/clk/nxp/
Dclk-lpc32xx.c370 #define to_lpc32xx_clk(_hw) container_of(_hw, struct lpc32xx_clk, hw) argument
371 #define to_lpc32xx_pll_clk(_hw) container_of(_hw, struct lpc32xx_pll_clk, hw) argument
372 #define to_lpc32xx_usb_clk(_hw) container_of(_hw, struct lpc32xx_usb_clk, hw) argument
373 #define to_lpc32xx_mux(_hw) container_of(_hw, struct lpc32xx_clk_mux, hw) argument
374 #define to_lpc32xx_div(_hw) container_of(_hw, struct lpc32xx_clk_div, hw) argument
375 #define to_lpc32xx_gate(_hw) container_of(_hw, struct lpc32xx_clk_gate, hw) argument
/drivers/clk/
Dclk-xgene.c71 #define to_xgene_clk_pll(_hw) container_of(_hw, struct xgene_clk_pll, hw) argument
248 #define to_xgene_clk_pmd(_hw) container_of(_hw, struct xgene_clk_pmd, hw) argument
459 #define to_xgene_clk(_hw) container_of(_hw, struct xgene_clk, hw) argument
/drivers/media/platform/exynos4-is/
Dmedia-dev.h100 #define to_cam_clk(_hw) container_of(_hw, struct cam_clk, hw) argument
/drivers/clk/imx/
Dclk-pfd.c35 #define to_clk_pfd(_hw) container_of(_hw, struct clk_pfd, hw) argument

1234