Home
last modified time | relevance | path

Searched refs:clk_hw_get_parent (Results 1 – 25 of 28) sorted by relevance

12

/drivers/clk/sunxi-ng/
Dccu_phase.c33 parent = clk_hw_get_parent(hw); in ccu_phase_get_phase()
43 grandparent = clk_hw_get_parent(parent); in ccu_phase_get_phase()
69 parent = clk_hw_get_parent(hw); in ccu_phase_set_phase()
79 grandparent = clk_hw_get_parent(parent); in ccu_phase_set_phase()
/drivers/clk/ti/
Ddpll3xxx.c254 clkinp = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)); in _lookup_dco()
280 clkinp = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)); in _lookup_sddiv()
461 parent = clk_hw_get_parent(hw); in omap3_noncore_dpll_enable()
579 if (clk_hw_get_parent(hw) != dd->clk_ref) in omap3_noncore_dpll_set_rate()
733 hw = clk_hw_get_parent(hw); in omap3_find_clkoutx2_dpll()
Dgate.c74 parent_hw = clk_hw_get_parent(clk_hw_get_parent(hw)); in omap36xx_gate_clk_enable_with_hsdiv_restore()
Ddivider.c182 parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw), in ti_clk_divider_bestdiv()
195 clk_hw_round_rate(clk_hw_get_parent(hw), 1); in ti_clk_divider_bestdiv()
Dclkt_dpll.c79 fint = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)) / n; in _dpll_test_fint()
/drivers/clk/spear/
Dclk-vco-pll.c90 clk_hw_get_rate(clk_hw_get_parent(clk_hw_get_parent(hw))); in clk_pll_round_rate_index()
/drivers/clk/
Dclk-multiplier.c87 parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw), in __bestmult()
Dclk-fixed-factor.c47 *prate = clk_hw_round_rate(clk_hw_get_parent(hw), best_parent); in clk_factor_round_rate()
Dclk-divider.c317 parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw), in clk_divider_bestdiv()
329 *best_parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw), 1); in clk_divider_bestdiv()
Dclk-stm32f4.c181 *prate = clk_hw_round_rate(clk_hw_get_parent(hw), best_parent); in clk_apb_mul_round_rate()
Dclk-composite.c80 parent = clk_hw_get_parent(mux_hw); in clk_composite_determine_rate()
/drivers/clk/sirf/
Dclk-common.c170 struct clk_hw *parent_clk = clk_hw_get_parent(hw); in cpu_clk_round_rate()
171 struct clk_hw *pll_parent_clk = clk_hw_get_parent(parent_clk); in cpu_clk_round_rate()
183 struct clk_hw *parent_clk = clk_hw_get_parent(hw); in cpu_clk_recalc_rate()
/drivers/gpu/drm/sun4i/
Dsun4i_dotclock.c84 rounded = clk_hw_round_rate(clk_hw_get_parent(hw), in sun4i_dclk_round_rate()
/drivers/clk/nxp/
Dclk-lpc18xx-ccu.c188 parent = clk_hw_get_parent(hw); in lpc18xx_ccu_gate_is_enabled()
Dclk-lpc18xx-cgu.c503 parent = clk_hw_get_parent(hw); in lpc18xx_cgu_gate_is_enabled()
/drivers/clk/tegra/
Dclk-pll.c936 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_enable()
1070 struct clk_hw *pll_ref = clk_hw_get_parent(hw); in clk_pllu_enable()
1071 struct clk_hw *osc = clk_hw_get_parent(pll_ref); in clk_pllu_enable()
1561 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_tegra114_enable()
2399 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_tegra210_enable()
2523 struct clk_hw *pll_ref = clk_hw_get_parent(hw); in clk_pllu_tegra210_enable()
2524 struct clk_hw *osc = clk_hw_get_parent(pll_ref); in clk_pllu_tegra210_enable()
Dclk-emc.c106 parent_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in emc_recalc_rate()
/drivers/clk/qcom/
Dclk-pll.c216 struct clk_pll *p = to_clk_pll(clk_hw_get_parent(hw)); in clk_pll_vote_enable()
/drivers/clk/at91/
Dclk-usb.c280 struct clk_hw *parent = clk_hw_get_parent(hw); in at91rm9200_clk_usb_round_rate()
/drivers/clk/samsung/
Dclk-cpu.c110 struct clk_hw *parent = clk_hw_get_parent(hw); in exynos_cpuclk_round_rate()
/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_28nm_8960.c264 *prate = clk_hw_round_rate(clk_hw_get_parent(hw), best_parent); in clk_bytediv_round_rate()
/drivers/clk/meson/
Dmeson8b.c647 parent_hw = clk_hw_get_parent(&meson8b_cpu_clk.hw); in meson8b_clkc_probe()
Dgxbb.c919 parent_hw = clk_hw_get_parent(&gxbb_cpu_clk.hw); in gxbb_clkc_probe()
/drivers/clk/microchip/
Dclk-core.c699 if (unlikely(clk_hw_get_parent(pic32_sclk_hw) == hw)) { in spll_clk_set_rate()
/drivers/clk/bcm/
Dclk-kona.c1050 current_parent = clk_hw_get_parent(hw); in kona_peri_clk_determine_rate()

12