Home
last modified time | relevance | path

Searched refs:dclk_div (Results 1 – 7 of 7) sorted by relevance

/drivers/video/fbdev/geode/
Ddisplay_gx1.c84 u32 gcfg, tcfg, ocfg, dclk_div, val; in gx1_set_mode() local
112 dclk_div = DC_GCFG_DCLK_DIV_1; /* FIXME: may need to divide DCLK by 2 sometimes? */ in gx1_set_mode()
113 gcfg |= dclk_div; in gx1_set_mode()
126 gcfg = DC_GCFG_VRDY | dclk_div; in gx1_set_mode()
/drivers/gpu/drm/radeon/
Dradeon_uvd.c979 unsigned vclk_div, dclk_div, score; in radeon_uvd_calc_upll_dividers() local
996 dclk_div = radeon_uvd_calc_upll_post_div(vco_freq, dclk, in radeon_uvd_calc_upll_dividers()
998 if (dclk_div > pd_max) in radeon_uvd_calc_upll_dividers()
1002 score = vclk - (vco_freq / vclk_div) + dclk - (vco_freq / dclk_div); in radeon_uvd_calc_upll_dividers()
1008 *optimal_dclk_div = dclk_div; in radeon_uvd_calc_upll_dividers()
Drv770.c49 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in rv770_set_uvd_clocks() local
69 &fb_div, &vclk_div, &dclk_div); in rv770_set_uvd_clocks()
75 dclk_div -= 1; in rv770_set_uvd_clocks()
99 UPLL_SW_HILEN2(dclk_div >> 1) | in rv770_set_uvd_clocks()
100 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)), in rv770_set_uvd_clocks()
Dr600.c199 unsigned fb_div = 0, ref_div, vclk_div = 0, dclk_div = 0; in r600_set_uvd_clocks() local
228 &fb_div, &vclk_div, &dclk_div); in r600_set_uvd_clocks()
257 UPLL_SW_HILEN2(dclk_div >> 1) | in r600_set_uvd_clocks()
258 UPLL_SW_LOLEN2((dclk_div >> 1) + (dclk_div & 1)) | in r600_set_uvd_clocks()
Devergreen.c1187 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in evergreen_set_uvd_clocks() local
1206 &fb_div, &vclk_div, &dclk_div); in evergreen_set_uvd_clocks()
1245 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in evergreen_set_uvd_clocks()
Dsi.c7416 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local
7434 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks()
7475 UPLL_PDIV_A(vclk_div) | UPLL_PDIV_B(dclk_div), in si_set_uvd_clocks()
/drivers/video/fbdev/
Dssd1307fb.c65 u32 dclk_div; member
360 dclk = ((par->dclk_div - 1) & 0xf) | (par->dclk_frq & 0xf) << 4; in ssd1307fb_init()
598 par->dclk_div = par->device_info->default_dclk_div; in ssd1307fb_probe()