Home
last modified time | relevance | path

Searched refs:dcrtc (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/armada/
Darmada_crtc.c109 armada_drm_crtc_update_regs(struct armada_crtc *dcrtc, struct armada_regs *regs) in armada_drm_crtc_update_regs() argument
112 void __iomem *reg = dcrtc->base + regs->offset; in armada_drm_crtc_update_regs()
125 static void armada_drm_crtc_update(struct armada_crtc *dcrtc) in armada_drm_crtc_update() argument
129 dumb_ctrl = dcrtc->cfg_dumb_ctrl; in armada_drm_crtc_update()
131 if (!dpms_blanked(dcrtc->dpms)) in armada_drm_crtc_update()
140 if (dpms_blanked(dcrtc->dpms) && in armada_drm_crtc_update()
154 if (dcrtc->crtc.mode.flags & DRM_MODE_FLAG_NCSYNC) in armada_drm_crtc_update()
156 if (dcrtc->crtc.mode.flags & DRM_MODE_FLAG_NHSYNC) in armada_drm_crtc_update()
158 if (dcrtc->crtc.mode.flags & DRM_MODE_FLAG_NVSYNC) in armada_drm_crtc_update()
161 if (dcrtc->dumb_ctrl != dumb_ctrl) { in armada_drm_crtc_update()
[all …]
Darmada_overlay.c51 struct armada_crtc *dcrtc) in armada_ovl_update_attr() argument
53 writel_relaxed(prop->colorkey_yr, dcrtc->base + LCD_SPU_COLORKEY_Y); in armada_ovl_update_attr()
54 writel_relaxed(prop->colorkey_ug, dcrtc->base + LCD_SPU_COLORKEY_U); in armada_ovl_update_attr()
55 writel_relaxed(prop->colorkey_vb, dcrtc->base + LCD_SPU_COLORKEY_V); in armada_ovl_update_attr()
58 dcrtc->base + LCD_SPU_CONTRAST); in armada_ovl_update_attr()
61 dcrtc->base + LCD_SPU_SATURATION); in armada_ovl_update_attr()
62 writel_relaxed(0x00002000, dcrtc->base + LCD_SPU_CBSH_HUE); in armada_ovl_update_attr()
64 spin_lock_irq(&dcrtc->irq_lock); in armada_ovl_update_attr()
67 dcrtc->base + LCD_SPU_DMA_CTRL1); in armada_ovl_update_attr()
69 armada_updatel(ADV_GRACOLORKEY, 0, dcrtc->base + LCD_SPU_ADV_REG); in armada_ovl_update_attr()
[all …]
Darmada_510.c18 static int armada510_crtc_init(struct armada_crtc *dcrtc, struct device *dev) in armada510_crtc_init() argument
26 dcrtc->extclk[0] = clk; in armada510_crtc_init()
29 armada_updatel(0x20, (1 << 11) | 0xff, dcrtc->base + LCD_CFG_RDREG4F); in armada510_crtc_init()
44 static int armada510_crtc_compute_clock(struct armada_crtc *dcrtc, in armada510_crtc_compute_clock() argument
47 struct clk *clk = dcrtc->extclk[0]; in armada510_crtc_compute_clock()
50 if (dcrtc->num == 1) in armada510_crtc_compute_clock()
56 if (dcrtc->clk != clk) { in armada510_crtc_compute_clock()
60 dcrtc->clk = clk; in armada510_crtc_compute_clock()
Darmada_debugfs.c38 for (n = 0; n < ARRAY_SIZE(priv->dcrtc); n++) { in armada_debugfs_reg_show()
39 struct armada_crtc *dcrtc = priv->dcrtc[n]; in armada_debugfs_reg_show() local
40 if (!dcrtc) in armada_debugfs_reg_show()
44 uint32_t v = readl_relaxed(dcrtc->base + i); in armada_debugfs_reg_show()
71 struct armada_crtc *dcrtc = priv->dcrtc[0]; in armada_debugfs_write() local
93 writel(val, dcrtc->base + reg); in armada_debugfs_write()
Darmada_crtc.h52 int armada_drm_plane_work_queue(struct armada_crtc *dcrtc,
56 struct armada_crtc *dcrtc, struct armada_plane *plane);
101 void armada_drm_crtc_plane_disable(struct armada_crtc *dcrtc,
Darmada_drv.c156 armada_drm_crtc_enable_irq(priv->dcrtc[pipe], VSYNC_IRQ_ENA); in armada_drm_enable_vblank()
163 armada_drm_crtc_disable_irq(priv->dcrtc[pipe], VSYNC_IRQ_ENA); in armada_drm_disable_vblank()
Darmada_drm.h59 struct armada_crtc *dcrtc[2]; member