Home
last modified time | relevance | path

Searched refs:dtd (Results 1 – 8 of 8) sorted by relevance

/drivers/media/platform/ti-vpe/
Dvpdma_priv.h304 static inline int dtd_get_data_type(struct vpdma_dtd *dtd) in dtd_get_data_type() argument
306 return dtd->type_ctl_stride >> DTD_DATA_TYPE_SHFT; in dtd_get_data_type()
309 static inline bool dtd_get_notify(struct vpdma_dtd *dtd) in dtd_get_notify() argument
311 return (dtd->type_ctl_stride >> DTD_NOTIFY_SHFT) & DTD_NOTIFY_MASK; in dtd_get_notify()
314 static inline int dtd_get_field(struct vpdma_dtd *dtd) in dtd_get_field() argument
316 return (dtd->type_ctl_stride >> DTD_FIELD_SHFT) & DTD_FIELD_MASK; in dtd_get_field()
319 static inline bool dtd_get_1d(struct vpdma_dtd *dtd) in dtd_get_1d() argument
321 return (dtd->type_ctl_stride >> DTD_1D_SHFT) & DTD_1D_MASK; in dtd_get_1d()
324 static inline bool dtd_get_even_line_skip(struct vpdma_dtd *dtd) in dtd_get_even_line_skip() argument
326 return (dtd->type_ctl_stride >> DTD_EVEN_LINE_SKIP_SHFT) in dtd_get_even_line_skip()
[all …]
Dvpdma.c567 static void dump_dtd(struct vpdma_dtd *dtd) in dump_dtd() argument
571 dir = dtd_get_dir(dtd); in dump_dtd()
572 chan = dtd_get_chan(dtd); in dump_dtd()
579 dtd_get_data_type(dtd), dtd_get_notify(dtd), dtd_get_field(dtd), in dump_dtd()
580 dtd_get_1d(dtd), dtd_get_even_line_skip(dtd), in dump_dtd()
581 dtd_get_odd_line_skip(dtd), dtd_get_line_stride(dtd)); in dump_dtd()
585 dtd_get_line_length(dtd), dtd_get_xfer_height(dtd)); in dump_dtd()
587 pr_debug("word2: start_addr = %pad\n", &dtd->start_addr); in dump_dtd()
590 "pri = %d, next_chan = %d\n", dtd_get_pkt_type(dtd), in dump_dtd()
591 dtd_get_mode(dtd), dir, chan, dtd_get_priority(dtd), in dump_dtd()
[all …]
/drivers/gpu/drm/i915/
Dintel_sdvo.c741 struct intel_sdvo_dtd *dtd) in intel_sdvo_set_timing() argument
743 return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) && in intel_sdvo_set_timing()
744 intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2)); in intel_sdvo_set_timing()
748 struct intel_sdvo_dtd *dtd) in intel_sdvo_get_timing() argument
750 return intel_sdvo_get_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) && in intel_sdvo_get_timing()
751 intel_sdvo_get_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2)); in intel_sdvo_get_timing()
755 struct intel_sdvo_dtd *dtd) in intel_sdvo_set_input_timing() argument
758 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd); in intel_sdvo_set_input_timing()
762 struct intel_sdvo_dtd *dtd) in intel_sdvo_set_output_timing() argument
765 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd); in intel_sdvo_set_output_timing()
[all …]
/drivers/gpu/drm/gma500/
Dpsb_intel_sdvo.c661 struct psb_intel_sdvo_dtd *dtd) in psb_intel_sdvo_set_timing() argument
663 return psb_intel_sdvo_set_value(psb_intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) && in psb_intel_sdvo_set_timing()
664 psb_intel_sdvo_set_value(psb_intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2)); in psb_intel_sdvo_set_timing()
668 struct psb_intel_sdvo_dtd *dtd) in psb_intel_sdvo_set_input_timing() argument
671 SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd); in psb_intel_sdvo_set_input_timing()
675 struct psb_intel_sdvo_dtd *dtd) in psb_intel_sdvo_set_output_timing() argument
678 SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd); in psb_intel_sdvo_set_output_timing()
706 struct psb_intel_sdvo_dtd *dtd) in psb_intel_sdvo_get_preferred_input_timing() argument
708 BUILD_BUG_ON(sizeof(dtd->part1) != 8); in psb_intel_sdvo_get_preferred_input_timing()
709 BUILD_BUG_ON(sizeof(dtd->part2) != 8); in psb_intel_sdvo_get_preferred_input_timing()
[all …]
/drivers/usb/gadget/udc/
Dfsl_udc_core.c782 struct ep_td_struct *dtd; in fsl_build_dtd() local
788 dtd = dma_pool_alloc(udc_controller->td_pool, gfp_flags, dma); in fsl_build_dtd()
789 if (dtd == NULL) in fsl_build_dtd()
790 return dtd; in fsl_build_dtd()
792 dtd->td_dma = *dma; in fsl_build_dtd()
794 swap_temp = hc32_to_cpu(dtd->size_ioc_sts); in fsl_build_dtd()
796 dtd->size_ioc_sts = cpu_to_hc32(swap_temp); in fsl_build_dtd()
800 dtd->buff_ptr0 = cpu_to_hc32(swap_temp); in fsl_build_dtd()
801 dtd->buff_ptr1 = cpu_to_hc32(swap_temp + 0x1000); in fsl_build_dtd()
802 dtd->buff_ptr2 = cpu_to_hc32(swap_temp + 0x2000); in fsl_build_dtd()
[all …]
Dmv_udc_core.c343 struct mv_dtd *dtd; in build_dtd() local
365 dtd = dma_pool_alloc(udc->dtd_pool, GFP_ATOMIC, dma); in build_dtd()
366 if (dtd == NULL) in build_dtd()
367 return dtd; in build_dtd()
369 dtd->td_dma = *dma; in build_dtd()
372 dtd->buff_ptr0 = cpu_to_le32(temp); in build_dtd()
374 dtd->buff_ptr1 = cpu_to_le32(temp + 0x1000); in build_dtd()
375 dtd->buff_ptr2 = cpu_to_le32(temp + 0x2000); in build_dtd()
376 dtd->buff_ptr3 = cpu_to_le32(temp + 0x3000); in build_dtd()
377 dtd->buff_ptr4 = cpu_to_le32(temp + 0x4000); in build_dtd()
[all …]
Dmv_udc.h245 struct mv_dtd *dtd, *head, *tail; member
/drivers/pinctrl/tegra/
Dpinctrl-tegra20.c2071 MUX_PG(dtd, RSVD1, SDIO2, VI, RSVD4, 0x14, 14, 0x84, 28, 0xa0, 24),