Home
last modified time | relevance | path

Searched refs:enable_reg (Results 1 – 25 of 109) sorted by relevance

12345

/drivers/clk/qcom/
Dgcc-msm8660.c52 .enable_reg = 0x34c0,
129 .enable_reg = 0x29d4,
145 .enable_reg = 0x29d4,
180 .enable_reg = 0x29f4,
196 .enable_reg = 0x29f4,
231 .enable_reg = 0x2a14,
247 .enable_reg = 0x2a14,
282 .enable_reg = 0x2a34,
298 .enable_reg = 0x2a34,
333 .enable_reg = 0x2a54,
[all …]
Dgcc-mdm9615.c65 .enable_reg = 0x34c0,
76 .enable_reg = 0x34c0,
103 .enable_reg = 0x34c0,
130 .enable_reg = 0x34c0,
213 .enable_reg = 0x29d4,
229 .enable_reg = 0x29d4,
264 .enable_reg = 0x29f4,
280 .enable_reg = 0x29f4,
315 .enable_reg = 0x2a14,
331 .enable_reg = 0x2a14,
[all …]
Dgcc-msm8960.c52 .enable_reg = 0x34c0,
79 .enable_reg = 0x34c0,
106 .enable_reg = 0x34c0,
196 .enable_reg = 0x29d4,
212 .enable_reg = 0x29d4,
247 .enable_reg = 0x29f4,
263 .enable_reg = 0x29f4,
298 .enable_reg = 0x2a14,
314 .enable_reg = 0x2a14,
349 .enable_reg = 0x2a34,
[all …]
Dgcc-ipq806x.c52 .enable_reg = 0x34c0,
79 .enable_reg = 0x34c0,
106 .enable_reg = 0x34c0,
133 .enable_reg = 0x34c0,
290 .enable_reg = 0x29d4,
306 .enable_reg = 0x29d4,
341 .enable_reg = 0x29f4,
357 .enable_reg = 0x29f4,
392 .enable_reg = 0x2a34,
408 .enable_reg = 0x2a34,
[all …]
Dmmcc-msm8960.c199 .enable_reg = 0x0140,
214 .enable_reg = 0x0140,
248 .enable_reg = 0x0154,
263 .enable_reg = 0x0154,
297 .enable_reg = 0x0220,
312 .enable_reg = 0x0220,
352 .enable_reg = 0x0040,
367 .enable_reg = 0x0040,
383 .enable_reg = 0x0040,
416 .enable_reg = 0x0024,
[all …]
Dmmcc-apq8084.c241 .enable_reg = 0x0100,
268 .enable_reg = 0x0100,
1113 .enable_reg = 0x5104,
1128 .enable_reg = 0x5100,
1145 .enable_reg = 0x2414,
1162 .enable_reg = 0x2418,
1179 .enable_reg = 0x2410,
1196 .enable_reg = 0x241c,
1213 .enable_reg = 0x2420,
1230 .enable_reg = 0x2404,
[all …]
Dgcc-msm8996.c231 .enable_reg = 0x52000,
266 .enable_reg = 0x52000,
1260 .enable_reg = 0x0f03c,
1275 .enable_reg = 0x75038,
1290 .enable_reg = 0x6010,
1305 .enable_reg = 0x9008,
1320 .enable_reg = 0x9010,
1333 .enable_reg = 0x0f008,
1348 .enable_reg = 0x0f00c,
1363 .enable_reg = 0x0f010,
[all …]
Dmmcc-msm8974.c206 .enable_reg = 0x0100,
233 .enable_reg = 0x0100,
947 .enable_reg = 0x3348,
963 .enable_reg = 0x3344,
980 .enable_reg = 0x30bc,
996 .enable_reg = 0x30b4,
1013 .enable_reg = 0x30c4,
1030 .enable_reg = 0x30e4,
1047 .enable_reg = 0x30d4,
1064 .enable_reg = 0x3128,
[all …]
Dgcc-apq8084.c128 .enable_reg = 0x1480,
191 .enable_reg = 0x1480,
218 .enable_reg = 0x1480,
290 .enable_reg = 0x1bd0,
307 .enable_reg = 0x1bcc,
1333 .enable_reg = 0x1f14,
1387 .enable_reg = 0x1484,
1404 .enable_reg = 0x1484,
1420 .enable_reg = 0x0648,
1437 .enable_reg = 0x0644,
[all …]
Dmmcc-msm8996.c273 .enable_reg = 0x100,
301 .enable_reg = 0x100,
1226 .enable_reg = 0x5024,
1241 .enable_reg = 0x5054,
1256 .enable_reg = 0x5018,
1271 .enable_reg = 0x5014,
1285 .enable_reg = 0x5074,
1300 .enable_reg = 0x3c44,
1315 .enable_reg = 0x3c48,
1330 .enable_reg = 0x3c04,
[all …]
Dgcc-msm8974.c84 .enable_reg = 0x1480,
147 .enable_reg = 0x1480,
174 .enable_reg = 0x1480,
1049 .enable_reg = 0x1484,
1065 .enable_reg = 0x1484,
1082 .enable_reg = 0x1484,
1098 .enable_reg = 0x0648,
1115 .enable_reg = 0x0644,
1132 .enable_reg = 0x06c8,
1149 .enable_reg = 0x06c4,
[all …]
Dgcc-msm8916.c286 .enable_reg = 0x45000,
313 .enable_reg = 0x45000,
340 .enable_reg = 0x45000,
367 .enable_reg = 0x45000,
1230 .enable_reg = 0x1c028,
1247 .enable_reg = 0x1c024,
1304 .enable_reg = 0x1c068,
1335 .enable_reg = 0x1c080,
1366 .enable_reg = 0x1c098,
1401 .enable_reg = 0x1c04c,
[all …]
Dgcc-ipq4019.c156 .enable_reg = 0x1b010,
173 .enable_reg = 0x1b00C,
209 .enable_reg = 0x2008,
239 .enable_reg = 0x3010,
281 .enable_reg = 0x2004,
312 .enable_reg = 0x300c,
357 .enable_reg = 0x203c,
388 .enable_reg = 0x302c,
426 .enable_reg = 0x8000,
457 .enable_reg = 0x9000,
[all …]
Dlcc-msm8960.c118 .enable_reg = 0x48,
139 .enable_reg = 0x48,
156 .enable_reg = 0x48,
172 .enable_reg = 0x48,
224 .enable_reg = _ns, \
245 .enable_reg = _ns, \
276 .enable_reg = _ns, \
368 .enable_reg = 0x54,
385 .enable_reg = 0x54,
436 .enable_reg = 0xcc,
[all …]
Dlcc-mdm9615.c120 .enable_reg = 0x48,
141 .enable_reg = 0x48,
158 .enable_reg = 0x48,
174 .enable_reg = 0x48,
226 .enable_reg = _ns, \
247 .enable_reg = _ns, \
278 .enable_reg = _ns, \
370 .enable_reg = 0x54,
387 .enable_reg = 0x54,
438 .enable_reg = 0xcc,
[all …]
/drivers/phy/
Dphy-exynos-mipi-video.c51 unsigned int enable_reg; member
68 .enable_reg = EXYNOS4_MIPI_PHY_CONTROL(0),
77 .enable_reg = EXYNOS4_MIPI_PHY_CONTROL(0),
86 .enable_reg = EXYNOS4_MIPI_PHY_CONTROL(1),
95 .enable_reg = EXYNOS4_MIPI_PHY_CONTROL(1),
113 .enable_reg = EXYNOS5420_MIPI_PHY0_CONTROL,
122 .enable_reg = EXYNOS5420_MIPI_PHY0_CONTROL,
131 .enable_reg = EXYNOS5420_MIPI_PHY1_CONTROL,
140 .enable_reg = EXYNOS5420_MIPI_PHY1_CONTROL,
149 .enable_reg = EXYNOS5420_MIPI_PHY2_CONTROL,
[all …]
/drivers/regulator/
Dlp8788-ldo.c202 .enable_reg = LP8788_EN_LDO_A,
215 .enable_reg = LP8788_EN_LDO_A,
228 .enable_reg = LP8788_EN_LDO_A,
241 .enable_reg = LP8788_EN_LDO_A,
254 .enable_reg = LP8788_EN_LDO_A,
267 .enable_reg = LP8788_EN_LDO_A,
280 .enable_reg = LP8788_EN_LDO_A,
293 .enable_reg = LP8788_EN_LDO_A,
306 .enable_reg = LP8788_EN_LDO_B,
319 .enable_reg = LP8788_EN_LDO_B,
[all …]
Dmax77686-regulator.c143 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77686_set_suspend_disable()
177 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77686_set_suspend_mode()
211 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77686_ldo_set_suspend_mode()
232 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77686_enable()
258 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77686_set_ramp_delay()
284 return regmap_update_bits(config->regmap, desc->enable_reg, in max77686_of_parse_cb()
357 .enable_reg = MAX77686_REG_LDO1CTRL1 + num - 1, \
375 .enable_reg = MAX77686_REG_LDO1CTRL1 + num - 1, \
393 .enable_reg = MAX77686_REG_LDO1CTRL1 + num - 1, \
411 .enable_reg = MAX77686_REG_LDO1CTRL1 + num - 1, \
[all …]
Das3722-regulator.c67 u32 enable_reg; member
96 .enable_reg = AS3722_SD_CONTROL_REG,
108 .enable_reg = AS3722_SD_CONTROL_REG,
121 .enable_reg = AS3722_SD_CONTROL_REG,
135 .enable_reg = AS3722_SD_CONTROL_REG,
149 .enable_reg = AS3722_SD_CONTROL_REG,
163 .enable_reg = AS3722_SD_CONTROL_REG,
176 .enable_reg = AS3722_SD_CONTROL_REG,
189 .enable_reg = AS3722_LDOCONTROL0_REG,
201 .enable_reg = AS3722_LDOCONTROL0_REG,
[all …]
Dmax77802-regulator.c114 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_set_suspend_disable()
144 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_set_mode()
218 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_set_suspend_mode()
231 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_enable()
269 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_set_ramp_delay_2bit()
283 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in max77802_set_ramp_delay_4bit()
380 .enable_reg = MAX77802_REG_LDO1CTRL1 + num - 1, \
401 .enable_reg = MAX77802_REG_LDO1CTRL1 + num - 1, \
422 .enable_reg = MAX77802_REG_BUCK ## num ## CTRL, \
443 .enable_reg = MAX77802_REG_BUCK ## num ## CTRL1, \
[all …]
Ds2mps11.c276 .enable_reg = S2MPS11_REG_L1CTRL + num - 1, \
292 .enable_reg = S2MPS11_REG_B1CTRL1 + (num - 1) * 2, \
308 .enable_reg = S2MPS11_REG_B5CTRL1, \
324 .enable_reg = S2MPS11_REG_B6CTRL1 + (num - 6) * 2, \
340 .enable_reg = S2MPS11_REG_B9CTRL1, \
409 .enable_reg = S2MPS13_REG_L1CTRL + num - 1, \
426 .enable_reg = S2MPS13_REG_B1CTRL + (num - 1) * 2, \
443 .enable_reg = S2MPS13_REG_B1CTRL + (num - 1) * 2, \
460 .enable_reg = S2MPS13_REG_B1CTRL + (num) * 2 - 1, \
542 return regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in s2mps14_regulator_enable()
[all …]
Dtps65090-regulator.c79 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in tps65090_reg_set_overcurrent_wait()
84 rdev->desc->enable_reg); in tps65090_reg_set_overcurrent_wait()
103 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in tps65090_try_enable_fet()
108 rdev->desc->enable_reg); in tps65090_try_enable_fet()
113 ret = regmap_read(rdev->regmap, rdev->desc->enable_reg, in tps65090_try_enable_fet()
160 ret = regmap_update_bits(rdev->regmap, rdev->desc->enable_reg, in tps65090_fet_enable()
170 rdev->desc->enable_reg, tries); in tps65090_fet_enable()
174 dev_warn(&rdev->dev, "reg %#x enable failed\n", rdev->desc->enable_reg); in tps65090_fet_enable()
203 .enable_reg = _en_reg, \
269 unsigned int reg_en_reg = ri->desc->enable_reg; in tps65090_config_ext_control()
[all …]
/drivers/clk/ti/
Dclkt_dflt.c150 r = ((__force u32)clk->enable_reg ^ (CM_FCLKEN ^ CM_ICLKEN)); in omap2_clk_dflt_find_companion()
176 r = (((__force u32)clk->enable_reg & ~0xf0) | 0x20); in omap2_clk_dflt_find_idlest()
225 if (IS_ERR(clk->enable_reg)) { in omap2_dflt_clk_enable()
233 v = ti_clk_ll_ops->clk_readl(clk->enable_reg); in omap2_dflt_clk_enable()
238 ti_clk_ll_ops->clk_writel(v, clk->enable_reg); in omap2_dflt_clk_enable()
239 v = ti_clk_ll_ops->clk_readl(clk->enable_reg); /* OCP barrier */ in omap2_dflt_clk_enable()
267 if (IS_ERR(clk->enable_reg)) { in omap2_dflt_clk_disable()
277 v = ti_clk_ll_ops->clk_readl(clk->enable_reg); in omap2_dflt_clk_disable()
282 ti_clk_ll_ops->clk_writel(v, clk->enable_reg); in omap2_dflt_clk_disable()
303 v = ti_clk_ll_ops->clk_readl(clk->enable_reg); in omap2_dflt_clk_is_enabled()
/drivers/clk/renesas/
Dclk-sh73a0.c93 void __iomem *enable_reg = cpg->reg; in sh73a0_cpg_register_clock() local
99 enable_reg += CPG_PLL0CR; in sh73a0_cpg_register_clock()
102 enable_reg += CPG_PLL1CR; in sh73a0_cpg_register_clock()
105 enable_reg += CPG_PLL2CR; in sh73a0_cpg_register_clock()
108 enable_reg += CPG_PLL3CR; in sh73a0_cpg_register_clock()
114 mult = ((clk_readl(enable_reg) >> 24) & 0x3f) + 1; in sh73a0_cpg_register_clock()
117 if (clk_readl(enable_reg) & BIT(20)) in sh73a0_cpg_register_clock()
/drivers/input/misc/
Dsparcspkr.c22 void __iomem *enable_reg; member
126 sbus_writeb(sbus_readb(info->enable_reg) | 3, info->enable_reg); in grover_spkr_event()
134 sbus_writeb(sbus_readb(info->enable_reg) & 0xFC, info->enable_reg); in grover_spkr_event()
287 info->enable_reg = of_ioremap(&op->resource[3], 0, 1, "grover beep enable"); in grover_beep_probe()
288 if (!info->enable_reg) in grover_beep_probe()
300 of_iounmap(&op->resource[3], info->enable_reg, 1); in grover_beep_probe()
321 of_iounmap(&op->resource[3], info->enable_reg, 1); in grover_remove()

12345