Home
last modified time | relevance | path

Searched refs:eqn (Results 1 – 23 of 23) sorted by relevance

/drivers/infiniband/hw/mthca/
Dmthca_eq.c184 mthca_write64(MTHCA_EQ_DB_SET_CI | eq->eqn, ci & (eq->nent - 1), in tavor_set_eq_ci()
194 dev->eq_regs.arbel.eq_set_ci_base + eq->eqn * 8); in arbel_set_eq_ci()
207 static inline void tavor_eq_req_not(struct mthca_dev *dev, int eqn) in tavor_eq_req_not() argument
209 mthca_write64(MTHCA_EQ_DB_REQ_NOT | eqn, 0, in tavor_eq_req_not()
219 static inline void disarm_cq(struct mthca_dev *dev, int eqn, int cqn) in disarm_cq() argument
222 mthca_write64(MTHCA_EQ_DB_DISARM_CQ | eqn, cqn, in disarm_cq()
277 disarm_cq(dev, eq->eqn, disarm_cqn); in mthca_eq_int()
349 mthca_warn(dev, "EQ overrun on EQN %d\n", eq->eqn); in mthca_eq_int()
358 eqe->type, eqe->subtype, eq->eqn); in mthca_eq_int()
412 tavor_eq_req_not(dev, dev->eq_table.eq[i].eqn); in mthca_tavor_interrupt()
[all …]
Dmthca_provider.h107 int eqn; member
Dmthca_cq.c836 cq_context->error_eqn = cpu_to_be32(dev->eq_table.eq[MTHCA_EQ_ASYNC].eqn); in mthca_init_cq()
837 cq_context->comp_eqn = cpu_to_be32(dev->eq_table.eq[MTHCA_EQ_COMP].eqn); in mthca_init_cq()
/drivers/net/ethernet/mellanox/mlx5/core/
Deq.c84 u8 eqn; member
87 static int mlx5_cmd_destroy_eq(struct mlx5_core_dev *dev, u8 eqn) in mlx5_cmd_destroy_eq() argument
93 MLX5_SET(destroy_eq_in, in, eq_number, eqn); in mlx5_cmd_destroy_eq()
183 u32 val = (eq->cons_index & 0xffffff) | (eq->eqn << 24); in eq_update_ci()
206 eq->eqn, eqe_type_str(eqe->type)); in mlx5_eq_int()
290 eqe->type, eq->eqn); in mlx5_eq_int()
388 eq->eqn = MLX5_GET(create_eq_out, out, eq_number); in mlx5_create_map_eq()
418 mlx5_cmd_destroy_eq(dev, eq->eqn); in mlx5_create_map_eq()
435 err = mlx5_cmd_destroy_eq(dev, eq->eqn); in mlx5_destroy_unmap_eq()
438 eq->eqn); in mlx5_destroy_unmap_eq()
[all …]
Dmain.c605 int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, in mlx5_vector2eqn() argument
615 *eqn = eq->eqn; in mlx5_vector2eqn()
627 struct mlx5_eq *mlx5_eqn2eq(struct mlx5_core_dev *dev, int eqn) in mlx5_eqn2eq() argument
634 if (eq->eqn == eqn) { in mlx5_eqn2eq()
661 eq->eqn); in free_comp_eqs()
705 mlx5_core_dbg(dev, "allocated completion EQN %d\n", eq->eqn); in alloc_comp_eqs()
Dcq.c144 int eqn = MLX5_GET(cqc, MLX5_ADDR_OF(create_cq_in, in, cq_context), in mlx5_core_create_cq() local
149 eq = mlx5_eqn2eq(dev, eqn); in mlx5_core_create_cq()
Dmlx5_core.h103 struct mlx5_eq *mlx5_eqn2eq(struct mlx5_core_dev *dev, int eqn);
Ddebugfs.c574 &eq->dbg, eq->eqn, eq_fields, in mlx5_debug_eq_add()
Den_main.c1205 int eqn; in mlx5e_enable_cq() local
1221 mlx5_vector2eqn(mdev, param->eq_ix, &eqn, &irqn_not_used); in mlx5e_enable_cq()
1224 MLX5_SET(cqc, cqc, c_eqn, eqn); in mlx5e_enable_cq()
/drivers/net/ethernet/mellanox/mlx4/
Deq.c542 eq->eqn, eq->cons_index, ret); in mlx4_eq_int()
559 eq->eqn); in mlx4_eq_int()
571 eq->eqn, eq->cons_index, ret); in mlx4_eq_int()
695 eq->eqn, eq->cons_index, ret); in mlx4_eq_int()
711 mlx4_warn(dev, "EQ overrun on EQN %d\n", eq->eqn); in mlx4_eq_int()
779 eqe->type, eqe->subtype, eq->eqn, in mlx4_eq_int()
804 eqe->type, eqe->subtype, eq->eqn, in mlx4_eq_int()
816 eqe->type, eqe->subtype, eq->eqn, in mlx4_eq_int()
889 u32 eqn = in_modifier & 0x3FF; in mlx4_MAP_EQ_wrapper() local
895 err = mlx4_cmd(dev, in_param, (in_modifier & 0x80000000) | eqn, in mlx4_MAP_EQ_wrapper()
[all …]
Dresource_tracker.c3047 int eqn = vhcr->in_modifier; in mlx4_SW2HW_EQ_wrapper() local
3048 int res_id = (slave << 10) | eqn; in mlx4_SW2HW_EQ_wrapper()
3254 int eqn = vhcr->in_modifier; in mlx4_HW2SW_EQ_wrapper() local
3255 int res_id = eqn | (slave << 10); in mlx4_HW2SW_EQ_wrapper()
3308 if (event_eq->eqn < 0) in mlx4_GEN_EQE()
3312 res_id = (slave << 10) | event_eq->eqn; in mlx4_GEN_EQE()
3335 in_modifier = (slave & 0xff) | ((event_eq->eqn & 0x3ff) << 16); in mlx4_GEN_EQE()
3360 int eqn = vhcr->in_modifier; in mlx4_QUERY_EQ_wrapper() local
3361 int res_id = eqn | (slave << 10); in mlx4_QUERY_EQ_wrapper()
5077 int eqn; in rem_slave_eqs() local
[all …]
Dmlx4.h397 int eqn; member
417 int eqn; member
568 u32 eqn; member
Dcq.c326 cq_context->comp_eqn = priv->eq_table.eq[MLX4_CQ_TO_EQ_VECTOR(vector)].eqn; in mlx4_cq_alloc()
Dmain.c2827 static int mlx4_init_affinity_hint(struct mlx4_dev *dev, int port, int eqn) in mlx4_init_affinity_hint() argument
2835 if (eqn > dev->caps.num_comp_vectors) in mlx4_init_affinity_hint()
2841 requested_cpu = eqn - off - !!(eqn > MLX4_EQ_ASYNC); in mlx4_init_affinity_hint()
2847 eq = &priv->eq_table.eq[eqn]; in mlx4_init_affinity_hint()
Dcmd.c2117 slave_state[slave].event_eq[i].eqn = -1; in mlx4_master_do_cmd()
2396 s_state->event_eq[j].eqn = -1; in mlx4_multi_func_init()
/drivers/clk/spear/
Dclk-aux-synth.c69 unsigned int num = 1, den = 1, val, eqn; in clk_aux_recalc_rate() local
80 eqn = (val >> aux->masks->eq_sel_shift) & aux->masks->eq_sel_mask; in clk_aux_recalc_rate()
81 if (eqn == aux->masks->eq1_mask) in clk_aux_recalc_rate()
/drivers/infiniband/hw/hns/
Dhns_roce_eq.c293 event_type, eq->eqn, eq->cons_index); in hns_roce_aeq_int()
348 if (eq->cons_index > 2 * hr_dev->caps.ceqe_depth[eq->eqn] - 1) { in hns_roce_ceq_int()
512 void __iomem *eqc = hr_dev->eq_table.eqc_base[eq->eqn]; in hns_roce_create_eq()
667 eq->eqn = i; in hns_roce_init_eq_table()
Dhns_roce_device.h437 int eqn; member
/drivers/infiniband/hw/mlx5/
Dcq.c915 int eqn; in mlx5_ib_create_cq() local
957 err = mlx5_vector2eqn(dev->mdev, vector, &eqn, &irqn); in mlx5_ib_create_cq()
967 MLX5_SET(cqc, cqc, c_eqn, eqn); in mlx5_ib_create_cq()
/drivers/infiniband/hw/ocrdma/
Docrdma.h333 u16 eqn; member
Docrdma_hw.c538 cmd->eqn = eq->id; in ocrdma_mbx_mq_cq_create()
1831 cq->eqn = ocrdma_bind_eq(dev); in ocrdma_mbx_create_cq()
1856 cmd->cmd.eqn = cq->eqn; in ocrdma_mbx_create_cq()
1882 ocrdma_unbind_eq(dev, cq->eqn); in ocrdma_mbx_create_cq()
1905 ocrdma_unbind_eq(dev, cq->eqn); in ocrdma_mbx_destroy_cq()
Docrdma_sli.h794 u32 eqn; member
Docrdma_verbs.c1172 indx = ocrdma_get_eq_table_index(dev, cq->eqn); in ocrdma_destroy_cq()