Home
last modified time | relevance | path

Searched refs:hdmi_phy_write (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy_8x60.c24 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG0, in hdmi_phy_8x60_powerup()
29 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG1, in hdmi_phy_8x60_powerup()
33 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG1, in hdmi_phy_8x60_powerup()
39 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG2, in hdmi_phy_8x60_powerup()
49 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG2, in hdmi_phy_8x60_powerup()
58 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG2, in hdmi_phy_8x60_powerup()
66 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG3, in hdmi_phy_8x60_powerup()
70 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG9, 0); in hdmi_phy_8x60_powerup()
75 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG12, in hdmi_phy_8x60_powerup()
80 hdmi_phy_write(phy, REG_HDMI_8x60_PHY_REG2, in hdmi_phy_8x60_powerup()
[all …]
Dhdmi_phy_8960.c25 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG2, 0x00); in hdmi_phy_8960_powerup()
26 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG0, 0x1b); in hdmi_phy_8960_powerup()
27 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG1, 0xf2); in hdmi_phy_8960_powerup()
28 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG4, 0x00); in hdmi_phy_8960_powerup()
29 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG5, 0x00); in hdmi_phy_8960_powerup()
30 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG6, 0x00); in hdmi_phy_8960_powerup()
31 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG7, 0x00); in hdmi_phy_8960_powerup()
32 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG8, 0x00); in hdmi_phy_8960_powerup()
33 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG9, 0x00); in hdmi_phy_8960_powerup()
34 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG10, 0x00); in hdmi_phy_8960_powerup()
[all …]
Dhdmi_phy_8x74.c23 hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG0, 0x1b); in hdmi_phy_8x74_powerup()
24 hdmi_phy_write(phy, REG_HDMI_8x74_ANA_CFG1, 0xf2); in hdmi_phy_8x74_powerup()
25 hdmi_phy_write(phy, REG_HDMI_8x74_BIST_CFG0, 0x0); in hdmi_phy_8x74_powerup()
26 hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN0, 0x0); in hdmi_phy_8x74_powerup()
27 hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN1, 0x0); in hdmi_phy_8x74_powerup()
28 hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN2, 0x0); in hdmi_phy_8x74_powerup()
29 hdmi_phy_write(phy, REG_HDMI_8x74_BIST_PATN3, 0x0); in hdmi_phy_8x74_powerup()
30 hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL1, 0x20); in hdmi_phy_8x74_powerup()
35 hdmi_phy_write(phy, REG_HDMI_8x74_PD_CTRL0, 0x7f); in hdmi_phy_8x74_powerdown()
Dhdmi_pll_8960.c288 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG12, val); in hdmi_pll_enable()
297 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG12, val); in hdmi_pll_enable()
298 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG2, 0x3f); in hdmi_pll_enable()
302 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG12, val); in hdmi_pll_enable()
311 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG2, 0x80); in hdmi_pll_enable()
356 hdmi_phy_write(phy, REG_HDMI_8960_PHY_REG12, val); in hdmi_pll_disable()
Dhdmi_phy_8996.c420 hdmi_phy_write(phy, REG_HDMI_8996_PHY_PD_CTL, 0x0); in hdmi_8996_pll_set_clk_rate()
426 hdmi_phy_write(phy, REG_HDMI_8996_PHY_PD_CTL, 0x1); in hdmi_8996_pll_set_clk_rate()
428 hdmi_phy_write(phy, REG_HDMI_8996_PHY_TX0_TX1_LANE_CTL, 0x0F); in hdmi_8996_pll_set_clk_rate()
429 hdmi_phy_write(phy, REG_HDMI_8996_PHY_TX2_TX3_LANE_CTL, 0x0F); in hdmi_8996_pll_set_clk_rate()
538 hdmi_phy_write(phy, REG_HDMI_8996_PHY_MODE, cfg.phy_mode); in hdmi_8996_pll_set_clk_rate()
539 hdmi_phy_write(phy, REG_HDMI_8996_PHY_PD_CTL, 0x1F); in hdmi_8996_pll_set_clk_rate()
605 hdmi_phy_write(phy, REG_HDMI_8996_PHY_CFG, 0x1); in hdmi_8996_pll_prepare()
608 hdmi_phy_write(phy, REG_HDMI_8996_PHY_CFG, 0x19); in hdmi_8996_pll_prepare()
632 hdmi_phy_write(phy, REG_HDMI_8996_PHY_CFG, 0x18); in hdmi_8996_pll_prepare()
634 hdmi_phy_write(phy, REG_HDMI_8996_PHY_CFG, 0x19); in hdmi_8996_pll_prepare()
Dhdmi.h179 static inline void hdmi_phy_write(struct hdmi_phy *phy, u32 reg, u32 data) in hdmi_phy_write() function