Home
last modified time | relevance | path

Searched refs:m (Results 1 – 25 of 1100) sorted by relevance

12345678910>>...44

/drivers/md/
Ddm-mpath.c55 struct multipath *m; /* Owning multipath instance */ member
198 struct multipath *m; in alloc_multipath() local
200 m = kzalloc(sizeof(*m), GFP_KERNEL); in alloc_multipath()
201 if (m) { in alloc_multipath()
202 INIT_LIST_HEAD(&m->priority_groups); in alloc_multipath()
203 spin_lock_init(&m->lock); in alloc_multipath()
204 set_bit(MPATHF_QUEUE_IO, &m->flags); in alloc_multipath()
205 atomic_set(&m->nr_valid_paths, 0); in alloc_multipath()
206 atomic_set(&m->pg_init_in_progress, 0); in alloc_multipath()
207 atomic_set(&m->pg_init_count, 0); in alloc_multipath()
[all …]
Ddm-raid1.c147 struct mirror *m; member
167 static void bio_set_m(struct bio *bio, struct mirror *m) in bio_set_m() argument
169 bio->bi_next = (struct bio *) m; in bio_set_m()
177 static void set_default_mirror(struct mirror *m) in set_default_mirror() argument
179 struct mirror_set *ms = m->ms; in set_default_mirror()
182 atomic_set(&ms->default_mirror, m - m0); in set_default_mirror()
187 struct mirror *m; in get_valid_mirror() local
189 for (m = ms->mirror; m < ms->mirror + ms->nr_mirrors; m++) in get_valid_mirror()
190 if (!atomic_read(&m->error_count)) in get_valid_mirror()
191 return m; in get_valid_mirror()
[all …]
/drivers/infiniband/hw/cxgb3/
Dcxio_dbg.c42 struct ch_mem_range *m; in cxio_dump_tpt() local
47 m = kmalloc(sizeof(*m) + size, GFP_ATOMIC); in cxio_dump_tpt()
48 if (!m) { in cxio_dump_tpt()
52 m->mem_id = MEM_PMRX; in cxio_dump_tpt()
53 m->addr = (stag>>8) * 32 + rdev->rnic_info.tpt_base; in cxio_dump_tpt()
54 m->len = size; in cxio_dump_tpt()
55 PDBG("%s TPT addr 0x%x len %d\n", __func__, m->addr, m->len); in cxio_dump_tpt()
56 rc = rdev->t3cdev_p->ctl(rdev->t3cdev_p, RDMA_GET_MEM, m); in cxio_dump_tpt()
59 kfree(m); in cxio_dump_tpt()
63 data = (u64 *)m->buf; in cxio_dump_tpt()
[all …]
/drivers/mfd/
Dmcp-sa11x0.c38 #define MCCR0(m) ((m)->base0 + 0x00) argument
39 #define MCDR0(m) ((m)->base0 + 0x08) argument
40 #define MCDR1(m) ((m)->base0 + 0x0c) argument
41 #define MCDR2(m) ((m)->base0 + 0x10) argument
42 #define MCSR(m) ((m)->base0 + 0x18) argument
43 #define MCCR1(m) ((m)->base1 + 0x00) argument
50 struct mcp_sa11x0 *m = priv(mcp); in mcp_sa11x0_set_telecom_divisor() local
54 m->mccr0 &= ~0x00007f00; in mcp_sa11x0_set_telecom_divisor()
55 m->mccr0 |= divisor << 8; in mcp_sa11x0_set_telecom_divisor()
56 writel_relaxed(m->mccr0, MCCR0(m)); in mcp_sa11x0_set_telecom_divisor()
[all …]
/drivers/gpu/drm/amd/amdkfd/
Dkfd_mqd_manager_cik.c42 struct cik_mqd *m; in init_mqd() local
55 m = (struct cik_mqd *) (*mqd_mem_obj)->cpu_ptr; in init_mqd()
58 memset(m, 0, ALIGN(sizeof(struct cik_mqd), 256)); in init_mqd()
60 m->header = 0xC0310800; in init_mqd()
61 m->compute_pipelinestat_enable = 1; in init_mqd()
62 m->compute_static_thread_mgmt_se0 = 0xFFFFFFFF; in init_mqd()
63 m->compute_static_thread_mgmt_se1 = 0xFFFFFFFF; in init_mqd()
64 m->compute_static_thread_mgmt_se2 = 0xFFFFFFFF; in init_mqd()
65 m->compute_static_thread_mgmt_se3 = 0xFFFFFFFF; in init_mqd()
72 m->cp_hqd_persistent_state = in init_mqd()
[all …]
Dkfd_mqd_manager_vi.c45 struct vi_mqd *m; in init_mqd() local
52 m = (struct vi_mqd *) (*mqd_mem_obj)->cpu_ptr; in init_mqd()
55 memset(m, 0, sizeof(struct vi_mqd)); in init_mqd()
57 m->header = 0xC0310800; in init_mqd()
58 m->compute_pipelinestat_enable = 1; in init_mqd()
59 m->compute_static_thread_mgmt_se0 = 0xFFFFFFFF; in init_mqd()
60 m->compute_static_thread_mgmt_se1 = 0xFFFFFFFF; in init_mqd()
61 m->compute_static_thread_mgmt_se2 = 0xFFFFFFFF; in init_mqd()
62 m->compute_static_thread_mgmt_se3 = 0xFFFFFFFF; in init_mqd()
64 m->cp_hqd_persistent_state = CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK | in init_mqd()
[all …]
/drivers/block/drbd/
Ddrbd_debugfs.c24 static void seq_print_age_or_dash(struct seq_file *m, bool valid, unsigned long dt) in seq_print_age_or_dash() argument
27 seq_printf(m, "\t%d", jiffies_to_msecs(dt)); in seq_print_age_or_dash()
29 seq_printf(m, "\t-"); in seq_print_age_or_dash()
32 static void __seq_print_rq_state_bit(struct seq_file *m, in __seq_print_rq_state_bit() argument
36 seq_putc(m, *sep); in __seq_print_rq_state_bit()
37 seq_puts(m, set_name); in __seq_print_rq_state_bit()
40 seq_putc(m, *sep); in __seq_print_rq_state_bit()
41 seq_puts(m, unset_name); in __seq_print_rq_state_bit()
46 static void seq_print_rq_state_bit(struct seq_file *m, in seq_print_rq_state_bit() argument
49 __seq_print_rq_state_bit(m, is_set, sep, set_name, NULL); in seq_print_rq_state_bit()
[all …]
/drivers/gpu/drm/i915/
Di915_debugfs.c74 static int i915_capabilities(struct seq_file *m, void *data) in i915_capabilities() argument
76 struct drm_i915_private *dev_priv = node_to_i915(m->private); in i915_capabilities()
79 seq_printf(m, "gen: %d\n", INTEL_GEN(dev_priv)); in i915_capabilities()
80 seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev_priv)); in i915_capabilities()
81 #define PRINT_FLAG(x) seq_printf(m, #x ": %s\n", yesno(info->x)) in i915_capabilities()
134 describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj) in describe_obj() argument
145 seq_printf(m, "%pK: %c%c%c%c%c %8zdKiB %02x %02x [ ", in describe_obj()
156 seq_printf(m, "%x ", in describe_obj()
159 seq_printf(m, "] %x %s%s%s", in describe_obj()
166 seq_printf(m, " (name: %d)", obj->base.name); in describe_obj()
[all …]
/drivers/net/wireless/intersil/hostap/
Dhostap_proc.c15 static int prism2_debug_proc_show(struct seq_file *m, void *v) in prism2_debug_proc_show() argument
17 local_info_t *local = m->private; in prism2_debug_proc_show()
20 seq_printf(m, "next_txfid=%d next_alloc=%d\n", in prism2_debug_proc_show()
23 seq_printf(m, "FID: tx=%04X intransmit=%04X\n", in prism2_debug_proc_show()
25 seq_printf(m, "FW TX rate control: %d\n", local->fw_tx_rate_control); in prism2_debug_proc_show()
26 seq_printf(m, "beacon_int=%d\n", local->beacon_int); in prism2_debug_proc_show()
27 seq_printf(m, "dtim_period=%d\n", local->dtim_period); in prism2_debug_proc_show()
28 seq_printf(m, "wds_max_connections=%d\n", local->wds_max_connections); in prism2_debug_proc_show()
29 seq_printf(m, "dev_enabled=%d\n", local->dev_enabled); in prism2_debug_proc_show()
30 seq_printf(m, "sw_tick_stuck=%d\n", local->sw_tick_stuck); in prism2_debug_proc_show()
[all …]
/drivers/media/platform/ti-vpe/
Dcal_regs.h24 #define CAL_HL_IRQSTATUS_RAW(m) (0x20U + ((m-1) * 0x10U)) argument
25 #define CAL_HL_IRQSTATUS(m) (0x24U + ((m-1) * 0x10U)) argument
26 #define CAL_HL_IRQENABLE_SET(m) (0x28U + ((m-1) * 0x10U)) argument
27 #define CAL_HL_IRQENABLE_CLR(m) (0x2cU + ((m-1) * 0x10U)) argument
28 #define CAL_PIX_PROC(m) (0xc0U + ((m-1) * 0x4U)) argument
44 #define CAL_WR_DMA_CTRL(m) (0x200U + ((m-1) * 0x10U)) argument
45 #define CAL_WR_DMA_ADDR(m) (0x204U + ((m-1) * 0x10U)) argument
46 #define CAL_WR_DMA_OFST(m) (0x208U + ((m-1) * 0x10U)) argument
47 #define CAL_WR_DMA_XSIZE(m) (0x20cU + ((m-1) * 0x10U)) argument
48 #define CAL_CSI2_PPI_CTRL(m) (0x300U + ((m-1) * 0x80U)) argument
[all …]
/drivers/scsi/aic7xxx/
Daic79xx_proc.c46 struct seq_file *m,
49 static void ahd_dump_device_state(struct seq_file *m,
93 ahd_format_transinfo(struct seq_file *m, struct ahd_transinfo *tinfo) in ahd_format_transinfo() argument
100 seq_puts(m, "Renegotiation Pending\n"); in ahd_format_transinfo()
112 seq_printf(m, "%d.%03dMB/s transfers", mb, speed % 1000); in ahd_format_transinfo()
114 seq_printf(m, "%dKB/s transfers", speed); in ahd_format_transinfo()
120 seq_printf(m, " (%d.%03dMHz", freq / 1000, freq % 1000); in ahd_format_transinfo()
122 seq_puts(m, " RDSTRM"); in ahd_format_transinfo()
126 seq_puts(m, printed_options ? "|DT" : " DT"); in ahd_format_transinfo()
130 seq_puts(m, printed_options ? "|IU" : " IU"); in ahd_format_transinfo()
[all …]
Daic7xxx_proc.c47 struct seq_file *m,
50 static void ahc_dump_device_state(struct seq_file *m,
94 ahc_format_transinfo(struct seq_file *m, struct ahc_transinfo *tinfo) in ahc_format_transinfo() argument
109 seq_printf(m, "%d.%03dMB/s transfers", mb, speed % 1000); in ahc_format_transinfo()
111 seq_printf(m, "%dKB/s transfers", speed); in ahc_format_transinfo()
114 seq_printf(m, " (%d.%03dMHz%s, offset %d", in ahc_format_transinfo()
122 seq_puts(m, ", "); in ahc_format_transinfo()
124 seq_puts(m, " ("); in ahc_format_transinfo()
126 seq_printf(m, "%dbit)", 8 * (0x01 << tinfo->width)); in ahc_format_transinfo()
128 seq_putc(m, ')'); in ahc_format_transinfo()
[all …]
/drivers/s390/block/
Ddasd_proc.c35 dasd_devices_show(struct seq_file *m, void *v) in dasd_devices_show() argument
51 seq_printf(m, "%s", dev_name(&device->cdev->dev)); in dasd_devices_show()
54 seq_printf(m, "(%s)", device->discipline->name); in dasd_devices_show()
56 seq_printf(m, "(none)"); in dasd_devices_show()
59 seq_printf(m, " at (%3d:%6d)", in dasd_devices_show()
63 seq_printf(m, " at (???:??????)"); in dasd_devices_show()
66 seq_printf(m, " is %-8s", block->gdp->disk_name); in dasd_devices_show()
68 seq_printf(m, " is ????????"); in dasd_devices_show()
71 seq_printf(m, "%4s: ", substr); in dasd_devices_show()
75 seq_printf(m, "new"); in dasd_devices_show()
[all …]
/drivers/input/mouse/
Dsynaptics.h36 #define SYN_MODEL_ROT180(m) ((m) & (1 << 23)) argument
37 #define SYN_MODEL_PORTRAIT(m) ((m) & (1 << 22)) argument
38 #define SYN_MODEL_SENSOR(m) (((m) >> 16) & 0x3f) argument
39 #define SYN_MODEL_HARDWARE(m) (((m) >> 9) & 0x7f) argument
40 #define SYN_MODEL_NEWABS(m) ((m) & (1 << 7)) argument
41 #define SYN_MODEL_PEN(m) ((m) & (1 << 6)) argument
42 #define SYN_MODEL_SIMPLIC(m) ((m) & (1 << 5)) argument
43 #define SYN_MODEL_GEOMETRY(m) ((m) & 0x0f) argument
57 #define SYN_MEXT_CAP_BIT(m) ((m) & (1 << 1)) argument
119 #define SYN_MODE_ABSOLUTE(m) ((m) & (1 << 7)) argument
[all …]
/drivers/video/fbdev/matrox/
Dmatroxfb_maven.c252 unsigned int m; in matroxfb_PLL_mavenclock() local
255 for (m = pll->in_div_min; m <= pll->in_div_max; m++) { in matroxfb_PLL_mavenclock()
260 n = (fwant * m) / fxtal; in matroxfb_PLL_mavenclock()
267 dvd = m << p; in matroxfb_PLL_mavenclock()
278 dprintk(KERN_DEBUG "Match: %u / %u / %u / %u\n", n, m, p, ln); in matroxfb_PLL_mavenclock()
283 *in = m; in matroxfb_PLL_mavenclock()
522 #define LR(x) maven_set_reg(c, (x), m->regs[(x)])
523 #define LRP(x) maven_set_reg_pair(c, (x), m->regs[(x)] | (m->regs[(x)+1] << 8))
524 static void maven_init_TV(struct i2c_client* c, const struct mavenregs* m) { in maven_init_TV() argument
560 if (m->mode == MATROXFB_OUTPUT_MODE_PAL) { in maven_init_TV()
[all …]
/drivers/edac/
Dmce_amd.c11 static void (*nb_bus_decoder)(int node_id, struct mce *m);
449 static void decode_mc0_mce(struct mce *m) in decode_mc0_mce() argument
451 u16 ec = EC(m->status); in decode_mc0_mce()
452 u8 xec = XEC(m->status, xec_mask); in decode_mc0_mce()
559 static void decode_mc1_mce(struct mce *m) in decode_mc1_mce() argument
561 u16 ec = EC(m->status); in decode_mc1_mce()
562 u8 xec = XEC(m->status, xec_mask); in decode_mc1_mce()
570 bool k8 = (boot_cpu_data.x86 == 0xf && (m->status & BIT_64(58))); in decode_mc1_mce()
705 static void decode_mc2_mce(struct mce *m) in decode_mc2_mce() argument
707 u16 ec = EC(m->status); in decode_mc2_mce()
[all …]
/drivers/hwmon/pmbus/
Dlm25066.c62 short m, b, R; member
71 .m = 16296,
75 .m = 13797,
79 .m = 6726,
83 .m = 5501,
87 .m = 26882,
91 .m = 1580,
98 .m = 22070,
102 .m = 22070,
106 .m = 13661,
[all …]
/drivers/isdn/i4l/
Disdn_tty.c330 isdn_tty_handleDLEdown(modem_info *info, atemu *m, int len) in isdn_tty_handleDLEdown() argument
336 if (m->lastDLE) { in isdn_tty_handleDLEdown()
337 m->lastDLE = 0; in isdn_tty_handleDLEdown()
378 m->lastDLE = 1; in isdn_tty_handleDLEdown()
596 isdn_tty_dial(char *n, modem_info *info, atemu *m) in isdn_tty_dial() argument
600 int l2 = m->mdmreg[REG_L2PROT]; in isdn_tty_dial()
607 if (m->mdmreg[REG_SI1] & (1 << j)) { in isdn_tty_dial()
623 m->mdmreg[REG_SI1I] = si2bit[si]; in isdn_tty_dial()
625 i = isdn_get_free_channel(usg, l2, m->mdmreg[REG_L3PROT], -1, -1, m->msn); in isdn_tty_dial()
643 strcpy(cmd.parm.num, isdn_map_eaz2msn(m->msn, info->isdn_driver)); in isdn_tty_dial()
[all …]
/drivers/staging/i4l/act2000/
Dcapi.c110 m = (actcapi_msg *)skb_put(skb, l + 8); \
111 m->hdr.len = l + 8; \
112 m->hdr.applicationID = 1; \
113 m->hdr.cmd.cmd = c; \
114 m->hdr.cmd.subcmd = s; \
115 m->hdr.msgnum = actcapi_nextsmsg(card); \
117 m = NULL; \
137 actcapi_msg *m; in actcapi_listen_req() local
147 m->msg.listen_req.controller = 0; in actcapi_listen_req()
148 m->msg.listen_req.infomask = 0x3f; /* All information */ in actcapi_listen_req()
[all …]
/drivers/isdn/capi/
Dcapiutil.c255 byteTLcpy(cmsg->m + cmsg->l, OFF); in pars_2_message()
259 wordTLcpy(cmsg->m + cmsg->l, OFF); in pars_2_message()
263 dwordTLcpy(cmsg->m + cmsg->l, OFF); in pars_2_message()
268 *(cmsg->m + cmsg->l) = '\0'; in pars_2_message()
271 structTLcpy(cmsg->m + cmsg->l, *(_cstruct *) OFF, 1 + **(_cstruct *) OFF); in pars_2_message()
275 structTLcpy(cmsg->m + cmsg->l, s, 3 + *(u16 *) (s + 1)); in pars_2_message()
282 *(cmsg->m + cmsg->l) = '\0'; in pars_2_message()
295 (cmsg->m + _l)[0] = (u8) _ls; in pars_2_message()
297 structTLcpyovl(cmsg->m + _l + 3, cmsg->m + _l + 1, _ls); in pars_2_message()
298 (cmsg->m + _l)[0] = 0xff; in pars_2_message()
[all …]
/drivers/char/
Dnsc_gpio.c44 unsigned m = iminor(file_inode(file)); in nsc_gpio_write() local
56 amp->gpio_set(m, 0); in nsc_gpio_write()
59 amp->gpio_set(m, 1); in nsc_gpio_write()
62 dev_dbg(dev, "GPIO%d output enabled\n", m); in nsc_gpio_write()
63 amp->gpio_config(m, ~1, 1); in nsc_gpio_write()
66 dev_dbg(dev, "GPIO%d output disabled\n", m); in nsc_gpio_write()
67 amp->gpio_config(m, ~1, 0); in nsc_gpio_write()
70 dev_dbg(dev, "GPIO%d output is push pull\n", m); in nsc_gpio_write()
71 amp->gpio_config(m, ~2, 2); in nsc_gpio_write()
74 dev_dbg(dev, "GPIO%d output is open drain\n", m); in nsc_gpio_write()
[all …]
/drivers/gpu/drm/exynos/
Dexynos_hdmi.c974 struct drm_display_mode *m; in hdmi_mode_fixup() local
995 list_for_each_entry(m, &connector->modes, head) { in hdmi_mode_fixup()
996 mode_ok = hdmi_mode_valid(connector, m); in hdmi_mode_fixup()
1003 m->hdisplay, m->vdisplay, m->vrefresh); in hdmi_mode_fixup()
1005 drm_mode_copy(adjusted_mode, m); in hdmi_mode_fixup()
1201 struct drm_display_mode *m = &hdata->current_mode; in hdmi_v13_mode_apply() local
1204 hdmi_reg_writev(hdata, HDMI_H_BLANK_0, 2, m->htotal - m->hdisplay); in hdmi_v13_mode_apply()
1206 (m->htotal << 12) | m->vtotal); in hdmi_v13_mode_apply()
1208 val = (m->flags & DRM_MODE_FLAG_NVSYNC) ? 1 : 0; in hdmi_v13_mode_apply()
1211 val = (m->flags & DRM_MODE_FLAG_INTERLACE) ? 1 : 0; in hdmi_v13_mode_apply()
[all …]
/drivers/input/misc/
Dmma8450.c61 static int mma8450_read(struct mma8450 *m, unsigned off) in mma8450_read() argument
63 struct i2c_client *c = m->client; in mma8450_read()
75 static int mma8450_write(struct mma8450 *m, unsigned off, u8 v) in mma8450_write() argument
77 struct i2c_client *c = m->client; in mma8450_write()
91 static int mma8450_read_block(struct mma8450 *m, unsigned off, in mma8450_read_block() argument
94 struct i2c_client *c = m->client; in mma8450_read_block()
110 struct mma8450 *m = dev->private; in mma8450_poll() local
115 ret = mma8450_read(m, MMA8450_STATUS); in mma8450_poll()
122 ret = mma8450_read_block(m, MMA8450_OUT_X_LSB, buf, sizeof(buf)); in mma8450_poll()
139 struct mma8450 *m = dev->private; in mma8450_open() local
[all …]
/drivers/gpu/drm/
Ddrm_info.c48 int drm_name_info(struct seq_file *m, void *data) in drm_name_info() argument
50 struct drm_info_node *node = (struct drm_info_node *) m->private; in drm_name_info()
57 seq_printf(m, "%s", dev->driver->name); in drm_name_info()
59 seq_printf(m, " dev=%s", dev_name(dev->dev)); in drm_name_info()
61 seq_printf(m, " master=%s", master->unique); in drm_name_info()
63 seq_printf(m, " unique=%s", dev->unique); in drm_name_info()
64 seq_printf(m, "\n"); in drm_name_info()
74 int drm_clients_info(struct seq_file *m, void *data) in drm_clients_info() argument
76 struct drm_info_node *node = (struct drm_info_node *) m->private; in drm_clients_info()
81 seq_printf(m, in drm_clients_info()
[all …]
/drivers/gpu/drm/amd/amdgpu/
Damdgpu_amdkfd_gfx_v7.c280 static inline uint32_t get_sdma_base_addr(struct cik_sdma_rlc_registers *m) in get_sdma_base_addr() argument
284 retval = m->sdma_engine_id * SDMA1_REGISTER_OFFSET + in get_sdma_base_addr()
285 m->sdma_queue_id * KFD_CIK_SDMA_QUEUE_OFFSET; in get_sdma_base_addr()
307 struct cik_mqd *m; in kgd_hqd_load() local
309 m = get_mqd(mqd); in kgd_hqd_load()
314 WREG32(mmCP_MQD_BASE_ADDR, m->cp_mqd_base_addr_lo); in kgd_hqd_load()
315 WREG32(mmCP_MQD_BASE_ADDR_HI, m->cp_mqd_base_addr_hi); in kgd_hqd_load()
316 WREG32(mmCP_MQD_CONTROL, m->cp_mqd_control); in kgd_hqd_load()
318 WREG32(mmCP_HQD_PQ_BASE, m->cp_hqd_pq_base_lo); in kgd_hqd_load()
319 WREG32(mmCP_HQD_PQ_BASE_HI, m->cp_hqd_pq_base_hi); in kgd_hqd_load()
[all …]

12345678910>>...44